From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-9.6 required=3.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS,MAILING_LIST_MULTI, NICE_REPLY_A,SPF_HELO_NONE,SPF_PASS,USER_AGENT_SANE_1 autolearn=unavailable autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 3D50DC433FE for ; Fri, 10 Sep 2021 17:34:24 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by mail.kernel.org (Postfix) with ESMTP id 1E60A611CB for ; Fri, 10 Sep 2021 17:34:24 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231386AbhIJRfe (ORCPT ); Fri, 10 Sep 2021 13:35:34 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:42980 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230440AbhIJRfc (ORCPT ); Fri, 10 Sep 2021 13:35:32 -0400 Received: from mail-wr1-x42c.google.com (mail-wr1-x42c.google.com [IPv6:2a00:1450:4864:20::42c]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id A7899C061756 for ; Fri, 10 Sep 2021 10:34:21 -0700 (PDT) Received: by mail-wr1-x42c.google.com with SMTP id q26so3701702wrc.7 for ; Fri, 10 Sep 2021 10:34:21 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=subject:to:cc:references:from:message-id:date:user-agent :mime-version:in-reply-to:content-language:content-transfer-encoding; bh=hxA24XJE/7PoVZT7SdePcfAonAYSzxjiLY3FiFBVkfk=; b=WtKucyDAwA7EBAmXucoEnE4Ch25JPvZJ8BNYYKMv0MKH7uYsZLgyvfbLAmhXbdqsLU GYaoHa0D5caFEA9wsLmUwLrnIECEFwvm8ePGklJK6oQP1DH4G0fbFpVj+PKnpGC96m6/ JnIPsSGiYyXG00bKEeDe+Wqf1e/ftQMFFKRS/kxwJrbO2y36nbhotwjwoq/AgLbqFMQW +11/Hy6mYp8diTcQq9uIZx0QkCcKeOcA2c4moP6TsZKSUiJAdV0hPDIEJr/35/sDpos5 Zqo+HxvG0s+doJ6pm3mO4omWXbkf+oUeISl3UNzDJmG+BrnFujrLscqRRyU4aNGhX89e wRmg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:subject:to:cc:references:from:message-id:date :user-agent:mime-version:in-reply-to:content-language :content-transfer-encoding; bh=hxA24XJE/7PoVZT7SdePcfAonAYSzxjiLY3FiFBVkfk=; b=Wduj6QK+9tPR0mBXFcxLNjLh3Efva5+LfkEYp96f+qm17oSJwUstIX6OC34i8OP7KN w0aUfO6B34D/hq2Wr8tc40dyPJrvCMb6pjHaZwZVj0sL8BPpVrvLbZV/k8r9mKdsNUN/ ubFUpkuzgxvTEuET6MbGLkJZTLLperaA3o5Q3k67+nw8VyxUGrwVSSd98Lnv+wUT4pyJ 1q+RcvAv8upKcVh8ywGCehqMmqaP7FUaFBxt8Wv6vqVSZfent1XpUcwEknK1ohK3aChD VBy0JHi06E8iMMqxN0Nxp4VKdX+oBMNAEjdzNh8kfagOMBQap2/vxur0qWSB2dGCF9nA a8iA== X-Gm-Message-State: AOAM530rvg9ijF97kyMZmcnqsV2TBSrd1rsGhPLuDdEAzm7l9soNtKT2 yQBaky0+pGNTO4DQNb3dbhGrUg== X-Google-Smtp-Source: ABdhPJwsejhaMHvjcsCB5tM6A5+O9//HTdfLg0em065ISATd8O+gZJu5TxlDHmCvAki9/v3XvUQpQA== X-Received: by 2002:a5d:6e84:: with SMTP id k4mr11049477wrz.426.1631295260164; Fri, 10 Sep 2021 10:34:20 -0700 (PDT) Received: from [192.168.1.12] (host-92-17-52-213.as13285.net. [92.17.52.213]) by smtp.gmail.com with ESMTPSA id d129sm5114573wmd.23.2021.09.10.10.34.18 (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128); Fri, 10 Sep 2021 10:34:19 -0700 (PDT) Subject: Re: [PATCH] drm/msm: Disable frequency clamping on a630 To: Rob Clark , Bjorn Andersson Cc: Akhil P Oommen , dri-devel , freedreno , linux-arm-msm , Rob Clark , Sean Paul , David Airlie , Daniel Vetter , Jordan Crouse , Jonathan Marek , Sai Prakash Ranjan , Sharat Masetty , open list , Stephen Boyd References: <8aa590be-6a9f-9343-e897-18e86ea48202@linaro.org> <6eefedb2-9e59-56d2-7703-2faf6cb0ca3a@codeaurora.org> <83ecbe74-caf0-6c42-e6f5-4887b3b534c6@linaro.org> <53d3e5b7-9dc0-a806-70e9-b9b5ff877462@codeaurora.org> From: Caleb Connolly Message-ID: Date: Fri, 10 Sep 2021 18:34:17 +0100 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:78.0) Gecko/20100101 Thunderbird/78.13.0 MIME-Version: 1.0 In-Reply-To: Content-Type: text/plain; charset=utf-8; format=flowed Content-Language: en-US Content-Transfer-Encoding: 7bit Precedence: bulk List-ID: X-Mailing-List: linux-arm-msm@vger.kernel.org On 10/09/2021 18:18, Rob Clark wrote: > On Tue, Sep 7, 2021 at 7:20 PM Bjorn Andersson > wrote: >> >> On Mon 09 Aug 10:26 PDT 2021, Akhil P Oommen wrote: >> >>> On 8/9/2021 9:48 PM, Caleb Connolly wrote: >>>> >>>> >>>> On 09/08/2021 17:12, Rob Clark wrote: >>>>> On Mon, Aug 9, 2021 at 7:52 AM Akhil P Oommen >>>>> wrote: >> [..] >>>>>> I am a bit confused. We don't define a power domain for gpu in dt, >>>>>> correct? Then what exactly set_opp do here? Do you think this usleep is >>>>>> what is helping here somehow to mask the issue? >>>> The power domains (for cx and gx) are defined in the GMU DT, the OPPs in >>>> the GPU DT. For the sake of simplicity I'll refer to the lowest >>>> frequency (257000000) and OPP level (RPMH_REGULATOR_LEVEL_LOW_SVS) as >>>> the "min" state, and the highest frequency (710000000) and OPP level >>>> (RPMH_REGULATOR_LEVEL_TURBO_L1) as the "max" state. These are defined in >>>> sdm845.dtsi under the gpu node. >>>> >>>> The new devfreq behaviour unmasks what I think is a driver bug, it >>>> inadvertently puts much more strain on the GPU regulators than they >>>> usually get. With the new behaviour the GPU jumps from it's min state to >>>> the max state and back again extremely rapidly under workloads as small >>>> as refreshing UI. Where previously the GPU would rarely if ever go above >>>> 342MHz when interacting with the device, it now jumps between min and >>>> max many times per second. >>>> >>>> If my understanding is correct, the current implementation of the GMU >>>> set freq is the following: >>>> - Get OPP for frequency to set >>>> - Push the frequency to the GMU - immediately updating the core clock >>>> - Call dev_pm_opp_set_opp() which triggers a notify chain, this winds >>>> up somewhere in power management code and causes the gx regulator level >>>> to be updated >>> >>> Nope. dev_pm_opp_set_opp() sets the bandwidth for gpu and nothing else. We >>> were using a different api earlier which got deprecated - >>> dev_pm_opp_set_bw(). >>> >> >> On the Lenovo Yoga C630 this is reproduced by starting alacritty and if >> I'm lucky I managed to hit a few keys before it crashes, so I spent a >> few hours looking into this as well... >> >> As you say, the dev_pm_opp_set_opp() will only cast a interconnect vote. >> The opp-level is just there for show and isn't used by anything, at >> least not on 845. >> >> Further more, I'm missing something in my tree, so the interconnect >> doesn't hit sync_state, and as such we're not actually scaling the >> buses. So the problem is not that Linux doesn't turn on the buses in >> time. >> >> So I suspect that the "AHB bus error" isn't saying that we turned off >> the bus, but rather that the GPU becomes unstable or something of that >> sort. >> >> >> Lastly, I reverted 9bc95570175a ("drm/msm: Devfreq tuning") and ran >> Aquarium for 20 minutes without a problem. I then switched the gpu >> devfreq governor to "userspace" and ran the following: >> >> while true; do >> echo 257000000 > /sys/class/devfreq/5000000.gpu/userspace/set_freq >> echo 710000000 > /sys/class/devfreq/5000000.gpu/userspace/set_freq >> done >> >> It took 19 iterations of this loop to crash the GPU. > > I assume you still had aquarium running, to keep the gpu awake while > you ran that loop? > > Fwiw, I modified this slightly to match sc7180's min/max gpu freq and > could not trigger any issue.. interestingly sc7180 has a lower min > freq (180) and higher max freq (800) so it was toggling over a wider > freq range. I also tried on a device that had the higher 825MHz opp > (since I noticed that was the only opp that used > RPMH_REGULATOR_LEVEL_TURBO_L1 and wanted to rule that out), but could > not reproduce. > > I guess a630 (sdm845) should have higher power draw (it is 2x # of > shader cores and 2x GMEM size, but lower max freq).. the question is, > is this the reason we see this on sdm845 and not sc7180? Or is there > some other difference. On the gpu side of this, they are both closely > related (ie. the same "sub-generation" of a6xx, same gmu fw, etc).. > I'm less sure about the other parts (icc, rpmh, etc) My guess would be power draw, nobody has mentioned this yet but I've realised that the vdd_gfx rail is powered by a buck converter, which could explain a lot of the symptoms. Buck converters depend on high frequency switching and inductors to work, this inherently leads to some lag time when changing voltages, and also means that the behaviour of the regulator is defined in part by how much current is being drawn. Wikipedia has a pretty good explanation: https://en.wikipedia.org/wiki/Buck_converter At the best of times these regulators have a known voltage ripple, when under load and when rapidly switching voltages this will get a lot worse. Someone with an oscilloscope and schematics could probe the rail and probably see exactly what's going on when the GPU crashes. Because of the lag time in the regulator changing voltage, it might be undershooting whilst the GPU is trying to clock up and draw more current - causing instability and crashes. > > BR, > -R > >> So the problem doesn't seem to be Rob's change, it's just that prior to >> it the chance to hitting it is way lower. Question is still what it is >> that we're triggering. >> >> Regards, >> Bjorn -- Kind Regards, Caleb (they/them)