From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-9.8 required=3.0 tests=DKIM_SIGNED,DKIM_VALID, HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_PATCH,MAILING_LIST_MULTI,SIGNED_OFF_BY, SPF_HELO_NONE,SPF_PASS,URIBL_BLOCKED,USER_AGENT_GIT autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id E0489C5DF60 for ; Thu, 7 Nov 2019 09:02:07 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [209.132.180.67]) by mail.kernel.org (Postfix) with ESMTP id 963912084D for ; Thu, 7 Nov 2019 09:02:07 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (1024-bit key) header.d=xilinx.onmicrosoft.com header.i=@xilinx.onmicrosoft.com header.b="g+6ymRAC" Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727562AbfKGJCH (ORCPT ); Thu, 7 Nov 2019 04:02:07 -0500 Received: from mail-eopbgr740080.outbound.protection.outlook.com ([40.107.74.80]:29743 "EHLO NAM01-BN3-obe.outbound.protection.outlook.com" rhost-flags-OK-OK-OK-FAIL) by vger.kernel.org with ESMTP id S1727300AbfKGJCG (ORCPT ); Thu, 7 Nov 2019 04:02:06 -0500 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=jzsr89JmmvHEVvtXlqnpiBq5tSZqFkwabjYAkZ6AERHq1EnLcXZkwqmnMdDYHS+mBIk1zlWh9+P/7kwrqCq0yIMLEICp7JsDoB3mqE0Gek0nY+x3pPaLCLucUUi5IvLs38RikxbmQZ67bv05RhaXwATq6oNh3atGhxiuXkHzrswWKMnHxTK9jXLONDmziD4dE6LFA3Y5vwW5JuAZmhWUlfacCjLsNtmzr2XJPo39dN/5uAjlzKgCclQhFGpM6L+ziMMOC2Om3hximYcbp8I71WxkUWIDdBxU/HzdBM2+4dbzZ/c0xl5TW8QchREM+a8/OcLHdgOnKw+OypgNJ4hLhQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=QjaJUJAOtY7/1fdlyMNFXTCcnzu2Ke/RYTQVTqjaflM=; b=eTL/E8bmqCfmNpvepnHnNdU+H0zM5ILQbMUSLZLS+56dhBarM5G7w8zmtnUgCXYooLmgQ60bxW1D/Z2XNqHOUx+ttnCK5fEzUlbOch9L6A6Yn2hekEycU1fi4vHSCxcoyNEGG0J0CbrVzVMG49a1IbDY/2hWgzWDai0vzkzXTGQAf/ee7EtqgKHm/CwlY1UytmJM9zB5+qr7J1ORl+lhIEWJykCB05tfzmwVCXWtSS+fEwwfInF8lY8c/WQve6Oq164ucOOkbooKNpjxLiTBlHXvcXansz/xAaMR1Ah3geiBOa6abnOxaeVrW96rFcC+A+P4BIe7poJvq4Y6tZEWlg== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 149.199.60.83) smtp.rcpttodomain=baylibre.com smtp.mailfrom=xilinx.com; dmarc=bestguesspass action=none header.from=xilinx.com; dkim=none (message not signed); arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=xilinx.onmicrosoft.com; s=selector2-xilinx-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=QjaJUJAOtY7/1fdlyMNFXTCcnzu2Ke/RYTQVTqjaflM=; b=g+6ymRACzt4QxJICKagviasTPixqQwwunU/f4l4kdbGVWnjn+KuycCIBBJvd9T8lxBtwG4lJW8ds/1q+VxKPDPN24jPx1gXWmkqJdyi+ARu5cAKWBJZ+0coRbyMtGj4o16G7sAtcijxmf77SMnDeTUgqMWIt+i0SPJs/2ezLPsQ= Received: from DM6PR02CA0062.namprd02.prod.outlook.com (2603:10b6:5:177::39) by SN6PR02MB4512.namprd02.prod.outlook.com (2603:10b6:805:af::30) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.2430.22; Thu, 7 Nov 2019 09:02:00 +0000 Received: from BL2NAM02FT014.eop-nam02.prod.protection.outlook.com (2a01:111:f400:7e46::209) by DM6PR02CA0062.outlook.office365.com (2603:10b6:5:177::39) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.2430.20 via Frontend Transport; Thu, 7 Nov 2019 09:02:00 +0000 Authentication-Results: spf=pass (sender IP is 149.199.60.83) smtp.mailfrom=xilinx.com; baylibre.com; dkim=none (message not signed) header.d=none;baylibre.com; dmarc=bestguesspass action=none header.from=xilinx.com; Received-SPF: Pass (protection.outlook.com: domain of xilinx.com designates 149.199.60.83 as permitted sender) receiver=protection.outlook.com; client-ip=149.199.60.83; helo=xsj-pvapsmtpgw01; Received: from xsj-pvapsmtpgw01 (149.199.60.83) by BL2NAM02FT014.mail.protection.outlook.com (10.152.76.154) with Microsoft SMTP Server (version=TLS1_0, cipher=TLS_RSA_WITH_AES_256_CBC_SHA) id 15.20.2430.20 via Frontend Transport; Thu, 7 Nov 2019 09:02:00 +0000 Received: from unknown-38-66.xilinx.com ([149.199.38.66] helo=xsj-pvapsmtp01) by xsj-pvapsmtpgw01 with esmtp (Exim 4.63) (envelope-from ) id 1iSdfz-0001Ej-H6; Thu, 07 Nov 2019 01:01:59 -0800 Received: from [127.0.0.1] (helo=localhost) by xsj-pvapsmtp01 with smtp (Exim 4.63) (envelope-from ) id 1iSdfu-00017a-Dy; Thu, 07 Nov 2019 01:01:54 -0800 Received: from [172.19.2.91] (helo=xsjjollys50.xilinx.com) by xsj-pvapsmtp01 with esmtp (Exim 4.63) (envelope-from ) id 1iSdfo-00016I-TX; Thu, 07 Nov 2019 01:01:48 -0800 From: Rajan Vaja To: mturquette@baylibre.com, sboyd@kernel.org, michal.simek@xilinx.com, m.tretter@pengutronix.de, jollys@xilinx.com Cc: linux-clk@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, Rajan Vaja , Jolly Shah Subject: [PATCH] clk: zynqmp: Correct bit index for divider flag Date: Thu, 7 Nov 2019 01:01:30 -0800 Message-Id: <1573117290-7990-1-git-send-email-rajan.vaja@xilinx.com> X-Mailer: git-send-email 2.7.4 X-TM-AS-Product-Ver: IMSS-7.1.0.1224-8.2.0.1013-23620.005 X-TM-AS-User-Approved-Sender: Yes;Yes X-EOPAttributedMessage: 0 X-MS-Office365-Filtering-HT: Tenant X-Forefront-Antispam-Report: CIP:149.199.60.83;IPV:NLI;CTRY:US;EFV:NLI;SFV:NSPM;SFS:(10009020)(4636009)(396003)(346002)(39850400004)(136003)(376002)(199004)(189003)(2906002)(106002)(50226002)(51416003)(336012)(7696005)(6666004)(48376002)(356004)(36756003)(107886003)(4326008)(54906003)(16586007)(316002)(36386004)(6636002)(47776003)(478600001)(8676002)(70206006)(186003)(70586007)(4744005)(9786002)(5660300002)(26005)(44832011)(426003)(14444005)(305945005)(2616005)(50466002)(81156014)(81166006)(8936002)(476003)(486006)(126002);DIR:OUT;SFP:1101;SCL:1;SRVR:SN6PR02MB4512;H:xsj-pvapsmtpgw01;FPR:;SPF:Pass;LANG:en;PTR:unknown-60-83.xilinx.com;A:1;MX:1; MIME-Version: 1.0 Content-Type: text/plain X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: 3f3ac441-4b97-49d3-72ca-08d76361265c X-MS-TrafficTypeDiagnostic: SN6PR02MB4512: X-Microsoft-Antispam-PRVS: X-Auto-Response-Suppress: DR, RN, NRN, OOF, AutoReply X-MS-Oob-TLC-OOBClassifiers: OLM:459; X-Forefront-PRVS: 0214EB3F68 X-MS-Exchange-SenderADCheck: 1 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: uUikHUmcmBxb4VlCd2UmU+Dp7CEEy9WZpZs3DNWNddA69ugekMbKwAdhJamDtm7nt33fwmV7NFg0pXVsSREbFTMaWwUa5K96hNcg1A1NodQUHWCgcoAPzKnsZEY8ls2xxwHhUhHNeQv0C3j2aluv113cMI/afFgapv+0eWsh961NBQaLAkptyLPYPHkiO3VlrhL/ulyHQGJrV8BPXQ9UoPrsdyRUNxCI3KzNf25Z2OjbxO+2BzUF08RacvJIjgoZGbR49hHVIMms8fcRN753BypgTUc8xekER2NKaNVHKqdBBuyuneY9TshRFwZwdPA14zl2ab9LEEZ3ijQNxqpLUMgu4xMrYHvCBzGfjkfQo/tgt7a3PgjugqxAZFj9F2hu4vT2KzBz6fkSSAUneFiCAffUlube3R7+BQteA7OGjcU8Pll+o9E+YBm2eCu74m3e X-OriginatorOrg: xilinx.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 07 Nov 2019 09:02:00.1053 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 3f3ac441-4b97-49d3-72ca-08d76361265c X-MS-Exchange-CrossTenant-Id: 657af505-d5df-48d0-8300-c31994686c5c X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=657af505-d5df-48d0-8300-c31994686c5c;Ip=[149.199.60.83];Helo=[xsj-pvapsmtpgw01] X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: SN6PR02MB4512 Sender: linux-clk-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-clk@vger.kernel.org Update divider flag bit index to match with firmware. Signed-off-by: Rajan Vaja Signed-off-by: Jolly Shah Signed-off-by: Michal Simek --- drivers/clk/zynqmp/divider.c | 4 ++-- 1 file changed, 2 insertions(+), 2 deletions(-) diff --git a/drivers/clk/zynqmp/divider.c b/drivers/clk/zynqmp/divider.c index d8f5b70d..9e60834 100644 --- a/drivers/clk/zynqmp/divider.c +++ b/drivers/clk/zynqmp/divider.c @@ -2,7 +2,7 @@ /* * Zynq UltraScale+ MPSoC Divider support * - * Copyright (C) 2016-2018 Xilinx + * Copyright (C) 2016-2019 Xilinx * * Adjustable divider clock implementation */ @@ -25,7 +25,7 @@ #define to_zynqmp_clk_divider(_hw) \ container_of(_hw, struct zynqmp_clk_divider, hw) -#define CLK_FRAC BIT(13) /* has a fractional parent */ +#define CLK_FRAC BIT(8) /* has a fractional parent */ /** * struct zynqmp_clk_divider - adjustable divider clock -- 2.7.4