From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-9.1 required=3.0 tests=DKIM_SIGNED,DKIM_VALID, DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_PATCH,MAILING_LIST_MULTI, SIGNED_OFF_BY,SPF_HELO_NONE,SPF_PASS,USER_AGENT_GIT autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id A141CC468BC for ; Sat, 8 Jun 2019 19:53:54 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [209.132.180.67]) by mail.kernel.org (Postfix) with ESMTP id 7F5A4208E3 for ; Sat, 8 Jun 2019 19:53:54 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="DqVEQQ0q" Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727572AbfFHTxy (ORCPT ); Sat, 8 Jun 2019 15:53:54 -0400 Received: from mail-pf1-f193.google.com ([209.85.210.193]:34249 "EHLO mail-pf1-f193.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727565AbfFHTxx (ORCPT ); Sat, 8 Jun 2019 15:53:53 -0400 Received: by mail-pf1-f193.google.com with SMTP id c85so3047596pfc.1 for ; Sat, 08 Jun 2019 12:53:53 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=cj7hwuL+B8dKf3nXFes5L4nsY5TD2nAEfKuZSPiz0+4=; b=DqVEQQ0qFsYnIG8uabtLVuOh7gbjeLhQLjWcj40pXUS2k+xV6qp6VnnffBVYswPjb2 rvpM+JYaQdZBVYAu102qaQJmZ3mTR1psimw70C7ravTtioLbJahthXDnOe3+Jaycbrps +y7TBPZc9KhbYPbdE9gQB2ir4EM/C6bW7UznaTAuGfSDhAYWt392APBE6eiZGo7y5YXe gEaSneURhJOtAAuh7WNUsyHOqxoLF5xGJ0QRjA3AE99GGPh4LxsUWYAQaN2MsHpMOqlp pvVY+Elza90ib9MUUAzgICMPyYoqJZ4doEk1FR2kCXzH8EyQA0NVvSIWTHCclI8xXOBz GY3g== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=cj7hwuL+B8dKf3nXFes5L4nsY5TD2nAEfKuZSPiz0+4=; b=MyNeCCVncbqAyiogTd9/W4ebxWxyMG8EOTNZz0QPxflWhwm3EPO5J6PRpX1JkEtR1k UHTvZskhQFHwnUjESV7SP1etyiinhPqil4AHkmWDTJtojn47Hxs3qCnmTak+VqArm5Kq qIL6wcUrlhy5BALTuvkVB3+GMofbarPb+KC/MyW3NaYNPqr0TVPc38nR5+Y5XBzAhM3y u9NZGNqwd/xjzb81yEJJOrc8aiWlt6UrPOobudtCXEE56UKqG1x4xBjOSNSV40JckZlA dqgVoRmxl900C9Bt3yu4GODYd3K1uYHPZh99QKYSFA06y9gKmkTdZ9TDnCgUyAf2YoPD hV7w== X-Gm-Message-State: APjAAAVPM+X8kgcYyp+P5blbF7RkhiVDe01ANUCCk5aleuuYSmRQF9Xl UI3+ZsAaY+Hk5TwtBqALemSe X-Google-Smtp-Source: APXvYqwhEKeDmzhGZw7GVFoNhnBsVCcgoLu5WuCEMB4u5SVT61l8StIG8sJJYL+wCtfP9/L0lSmZ3Q== X-Received: by 2002:a65:6383:: with SMTP id h3mr8674377pgv.452.1560023632862; Sat, 08 Jun 2019 12:53:52 -0700 (PDT) Received: from localhost.localdomain ([2405:204:7185:fba9:ec1e:ad07:23ac:d3ee]) by smtp.gmail.com with ESMTPSA id b35sm6034377pjc.15.2019.06.08.12.53.46 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Sat, 08 Jun 2019 12:53:52 -0700 (PDT) From: Manivannan Sadhasivam To: ulf.hansson@linaro.org, afaerber@suse.de, robh+dt@kernel.org, sboyd@kernel.org Cc: linux-arm-kernel@lists.infradead.org, linux-mmc@vger.kernel.org, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, thomas.liau@actions-semi.com, linux-actions@lists.infradead.org, linus.walleij@linaro.org, linux-clk@vger.kernel.org, Manivannan Sadhasivam Subject: [PATCH 2/7] dt-bindings: mmc: Add Actions Semi SD/MMC/SDIO controller binding Date: Sun, 9 Jun 2019 01:23:12 +0530 Message-Id: <20190608195317.6336-3-manivannan.sadhasivam@linaro.org> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20190608195317.6336-1-manivannan.sadhasivam@linaro.org> References: <20190608195317.6336-1-manivannan.sadhasivam@linaro.org> Sender: linux-clk-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-clk@vger.kernel.org Add devicetree binding for Actions Semi Owl SoC's SD/MMC/SDIO controller. Signed-off-by: Manivannan Sadhasivam --- .../devicetree/bindings/mmc/owl-mmc.txt | 37 +++++++++++++++++++ 1 file changed, 37 insertions(+) create mode 100644 Documentation/devicetree/bindings/mmc/owl-mmc.txt diff --git a/Documentation/devicetree/bindings/mmc/owl-mmc.txt b/Documentation/devicetree/bindings/mmc/owl-mmc.txt new file mode 100644 index 000000000000..a702f8d66cec --- /dev/null +++ b/Documentation/devicetree/bindings/mmc/owl-mmc.txt @@ -0,0 +1,37 @@ +Actions Semi Owl SoCs SD/MMC/SDIO controller + +Required properties: +- compatible: should be "actions,owl-mmc" +- reg: offset and length of the register set for the device. +- interrupts: single interrupt specifier. +- clocks: single clock specifier of the controller clock. +- resets: phandle to the reset line. +- dma-names: should be "mmc". +- dmas: single DMA channel specifier + +Optional properties: +- pinctrl-names: pinctrl state names "default" must be defined. +- pinctrl-0: phandle referencing pin configuration of the controller. +- bus-width: see mmc.txt +- cap-sd-highspeed: see mmc.txt +- cap-mmc-highspeed: see mmc.txt +- sd-uhs-sdr12: see mmc.txt +- sd-uhs-sdr25: see mmc.txt +- sd-uhs-sdr50: see mmc.txt +- non-removable: see mmc.txt + +Example: + + mmc0: mmc@e0330000 { + compatible = "actions,owl-mmc"; + reg = <0x0 0xe0330000 0x0 0x4000>; + interrupts = ; + clocks = <&cmu CLK_SD0>; + resets = <&cmu RESET_SD0>; + dmas = <&dma 2>; + dma-names = "mmc"; + pinctrl-names = "default"; + pinctrl-0 = <&mmc0_default>; + bus-width = <4>; + cap-sd-highspeed; + }; -- 2.17.1