From: Jens Renner <renner@efe-gmbh.de>
To: linux-clk@vger.kernel.org
Cc: mturquette@baylibre.com, sboyd@kernel.org, robh+dt@kernel.org,
devicetree@vger.kernel.org, s.hauer@pengutronix.de,
sebastian.hesselbarth@gmail.com, renner@efe-gmbh.de
Subject: [PATCH 1/2] clk: si5351: Add DT property for phase offset
Date: Mon, 13 Sep 2021 10:52:41 +0200 [thread overview]
Message-ID: <20210913085241.116691-1-renner@efe-gmbh.de> (raw)
In-Reply-To: <20210913085138.116653-1-renner@efe-gmbh.de>
Add optional output clock DT property "clock-phase" to configure the
phase offset in degrees with respect to other clock outputs.
Add missing description for related optional output clock DT property
"clock-frequency".
Signed-off-by: Jens Renner <renner@efe-gmbh.de>
---
.../devicetree/bindings/clock/silabs,si5351.txt | 10 ++++++++--
1 file changed, 8 insertions(+), 2 deletions(-)
diff --git a/Documentation/devicetree/bindings/clock/silabs,si5351.txt b/Documentation/devicetree/bindings/clock/silabs,si5351.txt
index 8fe6f80afade..62adf0d0874b 100644
--- a/Documentation/devicetree/bindings/clock/silabs,si5351.txt
+++ b/Documentation/devicetree/bindings/clock/silabs,si5351.txt
@@ -50,11 +50,17 @@ Optional child node properties:
divider.
- silabs,pll-master: boolean, multisynth can change pll frequency.
- silabs,pll-reset: boolean, clock output can reset its pll.
-- silabs,disable-state : clock output disable state, shall be
+- silabs,disable-state: clock output disable state, shall be
0 = clock output is driven LOW when disabled
1 = clock output is driven HIGH when disabled
2 = clock output is FLOATING (HIGH-Z) when disabled
3 = clock output is NEVER disabled
+- clock-frequency: integer in Hz, output frequency to generate (2500-200000000)
+ This defines the output frequency set during boot. It can be reprogrammed
+ duing runtime through the common clock framework.
+- clock-phase: integer, phase shift in degrees (0-359), using the multisynth
+ initial phase offset register (depends on the clock source / output ratio)
+ and the clock output inverter (180 deg. only).
==Example==
@@ -111,7 +117,7 @@ i2c-master-node {
silabs,drive-strength = <4>;
silabs,multisynth-source = <1>;
silabs,clock-source = <0>;
- pll-master;
+ silabs,pll-master;
};
/*
--
2.33.0
next prev parent reply other threads:[~2021-09-13 8:52 UTC|newest]
Thread overview: 4+ messages / expand[flat|nested] mbox.gz Atom feed top
2021-09-13 8:51 [PATCH 0/2] clk: si5351: Add phase offset for clock output Jens Renner
2021-09-13 8:52 ` Jens Renner [this message]
2021-09-21 20:21 ` [PATCH 1/2] clk: si5351: Add DT property for phase offset Rob Herring
2021-09-13 8:53 ` [PATCH 2/2] clk: si5351: Add clock output " Jens Renner
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20210913085241.116691-1-renner@efe-gmbh.de \
--to=renner@efe-gmbh.de \
--cc=devicetree@vger.kernel.org \
--cc=linux-clk@vger.kernel.org \
--cc=mturquette@baylibre.com \
--cc=robh+dt@kernel.org \
--cc=s.hauer@pengutronix.de \
--cc=sboyd@kernel.org \
--cc=sebastian.hesselbarth@gmail.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).