messages from 2019-07-11 15:48:30 to 2019-07-17 15:18:08 UTC [more...]
[PATCH V5 00/18] SC7 entry and exit support for Tegra210
2019-07-17 15:17 UTC (46+ messages)
` [PATCH V5 02/18] pinctrl: tegra: Add suspend and resume support
` [PATCH V5 11/18] clk: tegra210: Add support for Tegra210 clocks
[PATCH v2] clk: Constify struct clk_bulk_data * where possible
2019-07-17 14:56 UTC
[PATCH 1/6] clk: Sync prototypes for clk_bulk_enable()
2019-07-17 14:53 UTC (8+ messages)
` [PATCH 2/6] clk: Sync prototypes for clk_bulk_prepare()
` [PATCH 3/6] clk: Constify second argument of clk_bulk_prepare_enable()
` [PATCH 4/6] clk: Sync prototypes for clk_bulk_disable()
` [PATCH 5/6] clk: Sync prototypes for clk_bulk_unprepare()
` [PATCH 6/6] clk: Constify second argument of clk_bulk_disable_unprepare()
[PATCH v1 00/50] Exynos5x clocks and buses changes
2019-07-17 12:55 UTC (80+ messages)
` [PATCH v1 01/50] clk: samsung: add new IDs for Exynos5420 clocks
` [PATCH v1 02/50] clk: samsung: add IDs for Exynos5420 NoC clocks
` [PATCH v1 03/50] clk: samsung: change parent of dout_aclk400_wcore in Exynos5420
` [PATCH v1 04/50] clk: samsung: add IDs to manage aclk400_mscl "
` [PATCH v1 05/50] clk: samsung: add IDs to aclk400_isp "
` [PATCH v1 06/50] clk: samsung: add IDs to ACLK266 clocks "
` [PATCH v1 07/50] clk: samsung: add IDs to ACLK266_G2D "
` [PATCH v1 08/50] clk: samsung: change aclk266_isp clocks definitions Exynos5420
` [PATCH v1 09/50] clk: samsung: add IDs to FSYS clocks in Exynos5x
` [PATCH v1 10/50] clk: samsung: change ACLK100_NOC clocks definitions Exynos5x
` [PATCH v1 11/50] clk: samsung: add IDs to UART clocks in Exynos5420
` [PATCH v1 12/50] clk: add ID to PWM MUX "
` [PATCH v1 13/50] clk: samsung: add DPLL rate table "
` [PATCH v1 14/50] clk: samsung: add CLK_MOUT_SCLK_CPLL in the Exynos5420
` [PATCH v1 15/50] clk: samsung: add MPLL rate table in Exynos5420
` [PATCH v1 16/50] clk: samsung: add SPLL "
` [PATCH v1 17/50] clk: samsung: add CLK_MOUT_MMC0 in the Exynos5420
` [PATCH v1 18/50] ARM: dts: exynos: add bus_isp with OPP table
` [PATCH v1 19/50] ARM: dts: exynos: change OPPs values for FSYS2 in Exynos5420
` [PATCH v1 20/50] ARM: dts: exynos: change and rename FSYS OPP table "
` [PATCH v1 21/50] ARM: dts: exynos: add OPP into FSYS APB bus "
` [PATCH v1 22/50] ARM: dts: exynos: OPPs for bus_disp1 "
` [PATCH v1 23/50] ARM: dts: exynos: change lowest OPP in bus_disp1_fimd "
` [PATCH v1 24/50] ARM: dts: exynos: align OPPs with PLL rate for MSCL "
` [PATCH v1 25/50] ARM: dts: exynos: add 300MHz to bus_disp1_fimd "
` [PATCH v1 26/50] ARM: dts: exynos: align NOC100 bus OPPs "
` [PATCH v1 27/50] ARM: dts: exynos: align bus_wcore "
` [PATCH v1 28/50] ARM: dts: exynos: change OPPs for g2d and g2d_acp buses "
` [PATCH v1 29/50] ARM: dts: exynos: align OPPs of bus_gen "
` [PATCH v1 30/50] ARM: dts: exynos: add bus_isp266 into Exynos5800
` [PATCH v1 31/50] ARM: dts: exynos: align lowest OPP in bus_jpeg in Exynos5420
` [PATCH v1 32/50] ARM: dts: exynos: remove lowest OPP from bus_mfc "
` [PATCH v1 33/50] ARM: dts: exynos: set parent clocks to UARTs "
` [PATCH v1 34/50] ARM: dts: exynos: set parent clocks to PWM "
` [PATCH v1 35/50] ARM: dts: exynos: change speed and parent of NoC clock "
` [PATCH v1 36/50] ARM: dts: exynos: change ACLK100_NOC config in Exynos5422
` [PATCH v1 37/50] ARM: dts: exynos: change parent and rate of bus_fsys "
` [PATCH v1 38/50] ARM: dts: exynos: change parent and rate of bus_fsys2 "
` [PATCH v1 39/50] ARM: dts: exynos: change parent and rate of bus_fsys_acp "
` [PATCH v1 40/50] ARM: dts: exynos: change parent and rate of bus_gen "
` [PATCH v1 41/50] ARM: dts: exynos: change parent and rate of bus_g2d "
` [PATCH v1 42/50] ARM: dts: exynos: change parent and rate of bus_mscl "
` [PATCH v1 43/50] ARM: dts: exynos: add bus_isp "
` [PATCH v1 44/50] ARM: dts: exynos: change rate of bus_jpeg "
` [PATCH v1 45/50] ARM: dts: exynos: change rate of bus_disp1_fimd "
` [PATCH v1 46/50] ARM: dts: exynos: change rates of bus_disp1 "
` [PATCH v1 47/50] ARM: dts: exynos: change rate of bus_gscl_scaler "
` [PATCH v1 48/50] ARM: dts: exynos: set proper parents to bus_isp266 Exynos5422
` [PATCH v1 49/50] ARM: dts: exynos: add buses support for Exynos5800 Peach Pi
` [PATCH v1 50/50] ARM: dts: exynos: change MMC0 clock parent in "
[PATCH] clk: mvebu: armada-37xx-periph: Fix initialization for cpu clocks
2019-07-17 10:33 UTC (11+ messages)
[PATCH v1 0/3] clk: qcom: Misc updates for Root Clock Generators
2019-07-16 23:22 UTC (15+ messages)
` [PATCH v1 1/3] clk: qcom: rcg: Return failure for RCG update
` [PATCH v1 2/3] clk: qcom: rcg2: Add support for hardware control mode
` [PATCH v1 3/3] clk: qcom: rcg: update the DFS macro for RCG
[GIT PULL] clk changes for the merge window
2019-07-16 17:15 UTC
[PATCH v3 1/2] clk: Add clk_min/max_rate entries in debugfs
2019-07-16 17:13 UTC (2+ messages)
[PATCH] clk: ingenic: Use CLK_OF_DECLARE_DRIVER macro
2019-07-16 17:08 UTC
[PATCH] clk: ingenic: Remove OF_POPULATED flag to probe children
2019-07-16 16:57 UTC (3+ messages)
[PATCH V2 1/2] dt-bindings: firmware: imx-scu: new binding to parse clocks from device tree
2019-07-16 15:56 UTC
[PATCH v3 00/11] clk: imx8: add new clock binding for better pm support
2019-07-16 15:01 UTC (12+ messages)
` [PATCH v3 01/11] dt-bindings: firmware: imx-scu: new binding to parse clocks from device tree
` [PATCH v3 02/11] dt-bindings: clock: imx-lpcg: add support "
` [PATCH v3 03/11] clk: imx: scu: add two cells binding support
` [PATCH v3 04/11] clk: imx: scu: bypass cpu power domains
` [PATCH v3 05/11] clk: imx: scu: allow scu clk to take device pointer
` [PATCH v3 06/11] clk: imx: scu: add runtime pm support
` [PATCH v3 07/11] clk: imx: scu: add suspend/resume support
` [PATCH v3 08/11] clk: imx: imx8qxp-lpcg: add parsing clocks from device tree
` [PATCH v3 09/11] clk: imx: lpcg: allow lpcg clk to take device pointer
` [PATCH v3 10/11] clk: imx: clk-imx8qxp-lpcg: add runtime pm support
` [PATCH v3 11/11] clk: imx: lpcg: add suspend/resume support
[PATCH v1] clk: Add devm_clk_{prepare,enable,prepare_enable}
2019-07-16 8:18 UTC (4+ messages)
[PATCH v3 0/3] clk: qcom: Add support for SM8150 GCC
2019-07-16 4:08 UTC (8+ messages)
` [PATCH v3 1/3] clk: qcom: clk-alpha-pll: Remove post_div_table checks
` [PATCH v3 3/3] clk: qcom: gcc: Add global clock controller driver for SM8150
[PATCH v1 0/2] Add support for display port clocks and clock ops
2019-07-15 22:59 UTC (8+ messages)
` [PATCH v1 2/2] clk: qcom : dispcc: Add support for display port clocks
[PATCH v2 0/2] Add support for display port clocks and clock ops
2019-07-15 22:43 UTC (5+ messages)
` [PATCH v2 1/2] clk: qcom: rcg2: Add support for display port "
` [PATCH v2 2/2] clk: qcom : dispcc: Add support for display port clocks
[PATCH v1 1/2] clk: tegra: divider: Fix missing check for enable-bit on rate's recalculation
2019-07-15 17:35 UTC (2+ messages)
` [PATCH v1 2/2] clk: tegra: divider: Support enable-bit for Super clocks
[PATCH v4 0/8] Support for Allwinner V3/S3L and Sochip S3
2019-07-15 17:03 UTC (10+ messages)
` [PATCH v4 1/8] pinctrl: sunxi: v3s: introduce support for V3
` [PATCH v4 2/8] clk: sunxi-ng: v3s: add the missing PLL_DDR1
` [PATCH v4 3/8] dt-bindings: clk: sunxi-ccu: add compatible string for V3 CCU
` [PATCH v4 4/8] clk: sunxi-ng: v3s: add missing clock slices for MMC2 module clocks
` [PATCH v4 5/8] clk: sunxi-ng: v3s: add Allwinner V3 support
` [PATCH v4 6/8] ARM: sunxi: dts: s3/s3l/v3: add DTSI files for S3/S3L/V3 SoCs
` [PATCH v4 7/8] dt-bindings: arm: sunxi: add binding for Lichee Zero Plus core board
` [PATCH v4 8/8] ARM: dts: sun8i: s3: add devicetree for Lichee zero plus w/ S3
[PATCH v6 0/8] Add basic SoC support for mt6765
2019-07-15 8:29 UTC (10+ messages)
` [PATCH v6 1/8] dt-bindings: clock: mediatek: document clk bindings for Mediatek MT6765 SoC
` [PATCH v6 2/8] dt-bindings: mediatek: Add smi dts binding "
` [PATCH v6 3/8] dt-bindings: mediatek: add MT6765 power dt-bindings
` [PATCH v6 4/8] clk: mediatek: add mt6765 clock IDs
` [PATCH v6 5/8] clk: mediatek: Add MT6765 clock support
` [PATCH v6 6/8] soc: mediatek: add MT6765 scpsys and subdomain support
` [PATCH v6 7/8] arm64: dts: mediatek: add mt6765 support
` [PATCH v6 8/8] arm64: defconfig: add CONFIG_COMMON_CLK_MT6765_XXX clocks
[PATCH] clk: imx: imx8mm: fix audio pll setting
2019-07-15 7:27 UTC (2+ messages)
[GIT PULL] Rockchip clock updates for 5.3
2019-07-12 18:13 UTC (2+ messages)
[PATCH] clk: renesas: cpg-mssr: Fix reset control race condition
2019-07-12 9:19 UTC (2+ messages)
[PATCH 00/12] remoteproc: qcom: q6v5-wcss: Add support for secure pil
2019-07-12 5:43 UTC (7+ messages)
` [PATCH 01/12] remoteproc: qcom: Add PRNG proxy clock
` [PATCH 03/12] remoteproc: qcom: Add support for split q6 + m3 wlan firmware
` [PATCH 05/12] remoteproc: qcom: Update regmap offsets for halt register
` [PATCH 10/12] dt-bindings: firmware: qcom: Add compatible for IPQ8074 SoC
` [PATCH 12/12] arm64: dts: qcom: Enable Q6v5 WCSS for ipq8074 SoC
[PATCH v6 11/22] clk: sunxi-ng: a64: Add minimum rate for PLL_MIPI
2019-07-11 19:34 UTC (13+ messages)
page: next (older) | prev (newer) | latest
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).