From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-1.1 required=3.0 tests=DKIM_SIGNED,DKIM_VALID, DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS,MAILING_LIST_MULTI,SPF_PASS, URIBL_BLOCKED autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id CF27DC282CA for ; Tue, 12 Feb 2019 09:46:16 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [209.132.180.67]) by mail.kernel.org (Postfix) with ESMTP id 9681B2082F for ; Tue, 12 Feb 2019 09:46:16 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b="UteXABVN" Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727733AbfBLJqQ (ORCPT ); Tue, 12 Feb 2019 04:46:16 -0500 Received: from mail-it1-f194.google.com ([209.85.166.194]:50855 "EHLO mail-it1-f194.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1728032AbfBLJqP (ORCPT ); Tue, 12 Feb 2019 04:46:15 -0500 Received: by mail-it1-f194.google.com with SMTP id z7so5733362iti.0 for ; Tue, 12 Feb 2019 01:46:14 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; h=mime-version:references:in-reply-to:from:date:message-id:subject:to :cc; bh=05CniVm9PLCTpTi84DDJvIByzSMkdbNsdq0wM1zg6bs=; b=UteXABVNaGCBS/tHUabW/5SZKWfm+IpAFT5pyBZRq/ZiRG4z17DBZB03wEQzqc5pfy bVm76uuUEU84rxjjoAfzt1woJOILw6K2LXLUT+aemcTu1cFeGVAFrxFqfnPkoG9MzXPg +5d4yT8e/rI3UK4IbBIFIm5+2UOvfOdaoT5ls= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:mime-version:references:in-reply-to:from:date :message-id:subject:to:cc; bh=05CniVm9PLCTpTi84DDJvIByzSMkdbNsdq0wM1zg6bs=; b=X++AhQwvc3ON6j59ugRliQx13L2SX7hlb4cu0XnWuKvBluFm+e9RRXju0tdUOyajWv GDg0r5pWHRsJHbK5Qh5KbME4ucSw4t2l9kXYkCFTQY8/+tY/sKsTpHbm1lj3BE6qaMpz Sw42Qhr/svKj3O8i0VbjBuibWyoQHza/n1KTAHgZRsfFm/7dbeo3uYZlw7/yIXJFZxW/ 0qTlfmAZ+35/UTw8wMXnsQChDhTnAwsCoy5Z41cU3GdealiFd1m61CSbMwqE4tY6+ENm 2yH/zGvkkdQbYFp14nwu1YbDBpWUKdRd8OYWWKie5uKvcBQ0ETrp5sdPOXisCF4u2D01 cVzw== X-Gm-Message-State: AHQUAuZXso7VPIImzXZf2RdLzYXwiN6igAe9wubkAGjfGo5iZcJQORND lcSadH/tSi5ElZtvr1swWUZAwX/V2wnqUbUjkhFb6Q== X-Google-Smtp-Source: AHgI3Ib86k93mfKNJvQH3NjDKtEduAkqTTLeuPW1AiUV7u0STgkVVNdjzLiATWXLCSJoswBvz/LQ91xYDDU8/ZfhBiE= X-Received: by 2002:a24:385:: with SMTP id e127mr1350371ite.32.1549964774244; Tue, 12 Feb 2019 01:46:14 -0800 (PST) MIME-Version: 1.0 References: <20190201154232.10505-1-jagan@amarulasolutions.com> In-Reply-To: <20190201154232.10505-1-jagan@amarulasolutions.com> From: Jagan Teki Date: Tue, 12 Feb 2019 15:16:02 +0530 Message-ID: Subject: Re: [PATCH v7 00/23] drm/sun4i: Allwinner A64 MIPI-DSI support To: Maxime Ripard , David Airlie , Daniel Vetter , Chen-Yu Tsai , Michael Turquette , Rob Herring , Mark Rutland Cc: linux-arm-kernel , linux-kernel , linux-clk , dri-devel , devicetree , Michael Trimarchi , linux-amarula@amarulasolutions.com, linux-sunxi Content-Type: text/plain; charset="UTF-8" Sender: linux-clk-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-clk@vger.kernel.org On Fri, Feb 1, 2019 at 9:12 PM Jagan Teki wrote: > > Here is next version changes for Allwinner A64 MIPI-DSI support > > This series grouped the changes like previous version[1] with different > sets to support three different panels types that can fit into the DSI > controller. > > set:1, for 4-lane, burst mode support > - patch 0001: 0009, DSI controller changes that support burst mode. > > set:2, for A64 DSI support > - patch 0010: tcon dclk divider computation based on A64 BSP. > - patch 0011: 0017, Allwinner A64 DSI controller changes. > > set:3, enable 4-lane burst mode panel: > - patch 0018: Overlay patch that enable Feiyang FY07024DI26A30-D > burst mode panel on Pine64-LTS > > set:4, enable 4-lane video mode panel: > - patch 0019: msg type MIPI_DSI_GENERIC_SHORT_WRITE_2_PARAM support > - patch 0020: Overlay patch that enable Bananapi S070WV20-CT16 ICN6211 > panel on Bananapi M64 > > set:5, enable 2-lane video mode panel: > - patch 0021, 0022: DSI hfp and hbp timings fixes > - patch 0023: Enable Techstar TS8550B panel on Amarula A64-Relic > > Changes for v7: > - moved vcc-dsi binding to required filed. > - drop quotes on fallback dphy bindings. > - drop min_rate clock pll-mipi patches. > - introduce dclk divider computation as like A64 BSP. > - add A64 DSI quark patches. > - fixed A64 DSI pipeline. > - add proper commit messages. > - collect Merlijn Wajer Tested-by credits. > Changes for v6: > - dropped unneeded changes, patches > - fixed all burst mode patches as per previous version comments > - rebase on master > - update proper commit message > - dropped unneeded comments > - order the patches that make review easy > Changes for v5: > - collect Rob, Acked-by > - droped "Fix VBP size calculation" patch > - updated vblk timing calculation. > - droped techstar, bananapi dsi panel drivers which may require > bridge or other setup. it's under discussion. > Changes for v4: > - droppoed untested CCU_FEATURE_FIXED_POSTDIV check code in > nkm min, max rate patches > - create two patches for "Add Allwinner A64 MIPI DSI support" > one for has_mod_clk quirk and other one for A64 support > - use existing driver code construct for hblk computation > - dropped "Increase hfp packet overhead" patch [2], though BSP added > this but we have no issues as of now. > (no issues on panel side w/o this change) > - create separate function for vblk computation > - enable vcc-dsi regulator in dsi_runtime_resume > - collect Rob, Acked-by > - update MAINTAINERS file for panel drivers > - cleanup commit messages > - fixed checkpatch warnings/errors > > [1] https://patchwork.kernel.org/cover/10779893/ > > Any inputs? > Jagan. > > Jagan Teki (23): > drm/sun4i: sun6i_mipi_dsi: Compute burst mode loop N1 instruction > delay > drm/sun4i: sun6i_mipi_dsi: Support instruction loop selection > drm/sun4i: sun6i_mipi_dsi: Setup burst mode timings > drm/sun4i: sun6i_mipi_dsi: Simplify drq to support all modes > drm/sun4i: tcon: Export get tcon0 routine > drm/sun4i: sun6i_mipi_dsi: Probe tcon0 during dsi_bind > drm/sun4i: sun6i_mipi_dsi: Setup burst mode > drm/sun4i: sun6i_mipi_dsi: Enable trail_inv and trail_fill controls > drm/sun4i: sun6i_mipi_dsi: Enable HBP, HSA_HSE for burst mode Can you pick these burst changes which are generic to all SoCs. and reset will send once we decide the tcon clock.