From: Jeffrey Hugo <jeffrey.l.hugo@gmail.com>
To: Taniya Das <tdas@codeaurora.org>
Cc: Stephen Boyd <sboyd@kernel.org>,
Michael Turquette <mturquette@baylibre.com>,
David Brown <david.brown@linaro.org>,
Rajendra Nayak <rnayak@codeaurora.org>,
MSM <linux-arm-msm@vger.kernel.org>,
linux-soc@vger.kernel.org, linux-clk@vger.kernel.org,
lkml <linux-kernel@vger.kernel.org>,
DTML <devicetree@vger.kernel.org>, Rob Herring <robh@kernel.org>,
Rob Herring <robh+dt@kernel.org>
Subject: Re: [PATCH v2 3/8] dt-bindings: clock: Add YAML schemas for the QCOM GPUCC clock bindings
Date: Fri, 15 Nov 2019 08:11:01 -0700 [thread overview]
Message-ID: <CAOCk7NqfHe6jRPmw6o650fyd6EyVfFObHhJ9=21ipuAqJo6oGA@mail.gmail.com> (raw)
In-Reply-To: <1573812304-24074-4-git-send-email-tdas@codeaurora.org>
On Fri, Nov 15, 2019 at 3:07 AM Taniya Das <tdas@codeaurora.org> wrote:
>
> The GPUCC clock provider have a bunch of generic properties that
> are needed in a device tree. Add a YAML schemas for those.
>
> Signed-off-by: Taniya Das <tdas@codeaurora.org>
> ---
> .../devicetree/bindings/clock/qcom,gpucc.txt | 24 --------
> .../devicetree/bindings/clock/qcom,gpucc.yaml | 69 ++++++++++++++++++++++
> 2 files changed, 69 insertions(+), 24 deletions(-)
> delete mode 100644 Documentation/devicetree/bindings/clock/qcom,gpucc.txt
> create mode 100644 Documentation/devicetree/bindings/clock/qcom,gpucc.yaml
>
> diff --git a/Documentation/devicetree/bindings/clock/qcom,gpucc.txt b/Documentation/devicetree/bindings/clock/qcom,gpucc.txt
> deleted file mode 100644
> index 269afe8a..0000000
> --- a/Documentation/devicetree/bindings/clock/qcom,gpucc.txt
> +++ /dev/null
> @@ -1,24 +0,0 @@
> -Qualcomm Graphics Clock & Reset Controller Binding
> ---------------------------------------------------
> -
> -Required properties :
> -- compatible : shall contain "qcom,sdm845-gpucc" or "qcom,msm8998-gpucc"
> -- reg : shall contain base register location and length
> -- #clock-cells : from common clock binding, shall contain 1
> -- #reset-cells : from common reset binding, shall contain 1
> -- #power-domain-cells : from generic power domain binding, shall contain 1
> -- clocks : shall contain the XO clock
> - shall contain the gpll0 out main clock (msm8998)
> -- clock-names : shall be "xo"
> - shall be "gpll0" (msm8998)
> -
> -Example:
> - gpucc: clock-controller@5090000 {
> - compatible = "qcom,sdm845-gpucc";
> - reg = <0x5090000 0x9000>;
> - #clock-cells = <1>;
> - #reset-cells = <1>;
> - #power-domain-cells = <1>;
> - clocks = <&rpmhcc RPMH_CXO_CLK>;
> - clock-names = "xo";
> - };
> diff --git a/Documentation/devicetree/bindings/clock/qcom,gpucc.yaml b/Documentation/devicetree/bindings/clock/qcom,gpucc.yaml
> new file mode 100644
> index 0000000..c2d6243
> --- /dev/null
> +++ b/Documentation/devicetree/bindings/clock/qcom,gpucc.yaml
> @@ -0,0 +1,69 @@
> +# SPDX-License-Identifier: GPL-2.0-only
> +%YAML 1.2
> +---
> +$id: http://devicetree.org/schemas/bindings/clock/qcom,gpucc.yaml#
> +$schema: http://devicetree.org/meta-schemas/core.yaml#
> +
> +title: Qualcomm Graphics Clock & Reset Controller Binding
> +
> +maintainers:
> + - Taniya Das <tdas@codeaurora.org>
> +
> +description: |
> + Qualcomm grpahics clock control module which supports the clocks, resets and
> + power domains.
> +
> +properties:
> + compatible:
> + enum:
> + - qcom,msm8998-gpucc
> + - qcom,sdm845-gpucc
> +
> + clocks:
> + minItems: 1
> + maxItems: 2
> + items:
> + - description: Board XO source
> + - description: GPLL0 source from GCC
This is not an accurate conversion. GPLL0 was not valid for 845, and
is required for 8998.
> +
> + clock-names:
> + minItems: 1
> + maxItems: 2
> + items:
> + - const: xo
> + - const: gpll0
> +
> + '#clock-cells':
> + const: 1
> +
> + '#reset-cells':
> + const: 1
> +
> + '#power-domain-cells':
> + const: 1
> +
> + reg:
> + maxItems: 1
> +
> +required:
> + - compatible
> + - reg
> + - clocks
> + - clock-names
> + - '#clock-cells'
> + - '#reset-cells'
> + - '#power-domain-cells'
> +
> +examples:
> + # Example of GPUCC with clock node properties for SDM845:
> + - |
> + clock-controller@5090000 {
> + compatible = "qcom,sdm845-gpucc";
> + reg = <0x5090000 0x9000>;
> + clocks = <&rpmhcc 0>, <&gcc 32>;
> + clock-names = "xo", "gpll0";
> + #clock-cells = <1>;
> + #reset-cells = <1>;
> + #power-domain-cells = <1>;
> + };
> +...
> --
> Qualcomm INDIA, on behalf of Qualcomm Innovation Center, Inc.is a member
> of the Code Aurora Forum, hosted by the Linux Foundation.
>
next prev parent reply other threads:[~2019-11-15 15:11 UTC|newest]
Thread overview: 22+ messages / expand[flat|nested] mbox.gz Atom feed top
2019-11-15 10:04 [PATCH v2 0/8] Add GPU & Video Clock controller driver for SC7180 Taniya Das
2019-11-15 10:04 ` [PATCH v2 1/8] clk: qcom: alpha-pll: Remove useless read from set rate Taniya Das
2019-12-24 6:37 ` Stephen Boyd
2019-11-15 10:04 ` [PATCH v2 2/8] clk: qcom: clk-alpha-pll: Add support for Fabia PLL calibration Taniya Das
2019-12-24 6:37 ` Stephen Boyd
2019-11-15 10:04 ` [PATCH v2 3/8] dt-bindings: clock: Add YAML schemas for the QCOM GPUCC clock bindings Taniya Das
2019-11-15 15:11 ` Jeffrey Hugo [this message]
2019-11-26 18:11 ` Stephen Boyd
2019-11-27 4:06 ` Taniya Das
2019-12-19 5:32 ` Stephen Boyd
2019-12-27 6:43 ` Taniya Das
2019-11-15 10:05 ` [PATCH v2 4/8] dt-bindings: clock: Introduce QCOM Graphics " Taniya Das
2019-11-15 10:05 ` [PATCH v2 5/8] clk: qcom: Add graphics clock controller driver for SC7180 Taniya Das
2019-11-15 10:05 ` [PATCH v2 6/8] dt-bindings: clock: Add YAML schemas for the QCOM VIDEOCC clock bindings Taniya Das
2019-11-15 10:05 ` [PATCH v2 7/8] dt-bindings: clock: Introduce QCOM Video " Taniya Das
2019-12-03 17:22 ` Rob Herring
2019-11-15 10:05 ` [PATCH v2 8/8] clk: qcom: Add video clock controller driver for SC7180 Taniya Das
2019-12-24 2:30 ` Stephen Boyd
2019-12-27 6:41 ` Taniya Das
2019-12-24 2:32 ` [PATCH v2 0/8] Add GPU & Video Clock " Stephen Boyd
2019-12-27 6:44 ` Taniya Das
-- strict thread matches above, loose matches on Subject: below --
2019-11-15 9:56 Taniya Das
2019-11-15 9:56 ` [PATCH v2 3/8] dt-bindings: clock: Add YAML schemas for the QCOM GPUCC clock bindings Taniya Das
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to='CAOCk7NqfHe6jRPmw6o650fyd6EyVfFObHhJ9=21ipuAqJo6oGA@mail.gmail.com' \
--to=jeffrey.l.hugo@gmail.com \
--cc=david.brown@linaro.org \
--cc=devicetree@vger.kernel.org \
--cc=linux-arm-msm@vger.kernel.org \
--cc=linux-clk@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-soc@vger.kernel.org \
--cc=mturquette@baylibre.com \
--cc=rnayak@codeaurora.org \
--cc=robh+dt@kernel.org \
--cc=robh@kernel.org \
--cc=sboyd@kernel.org \
--cc=tdas@codeaurora.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).