Linux-Clk Archive on lore.kernel.org
 help / color / Atom feed
* [PATCH] clk: qoriq: add ls1088a hwaccel clocks support
@ 2019-12-16 10:01 Yangbo Lu
  2019-12-20  3:58 ` Y.b. Lu
  2020-01-31  0:32 ` Stephen Boyd
  0 siblings, 2 replies; 4+ messages in thread
From: Yangbo Lu @ 2019-12-16 10:01 UTC (permalink / raw)
  To: Michael Turquette, Stephen Boyd, linux-clk; +Cc: Yangbo Lu

This patch is to add hwaccel clocks information for ls1088a.

Signed-off-by: Yangbo Lu <yangbo.lu@nxp.com>
---
 drivers/clk/clk-qoriq.c | 29 +++++++++++++++++++++++++++++
 1 file changed, 29 insertions(+)

diff --git a/drivers/clk/clk-qoriq.c b/drivers/clk/clk-qoriq.c
index bed140f..d5946f7 100644
--- a/drivers/clk/clk-qoriq.c
+++ b/drivers/clk/clk-qoriq.c
@@ -342,6 +342,32 @@ static const struct clockgen_muxinfo ls1046a_hwa2 = {
 	},
 };
 
+static const struct clockgen_muxinfo ls1088a_hwa1 = {
+	{
+		{},
+		{ CLKSEL_VALID, CGA_PLL1, PLL_DIV1 },
+		{ CLKSEL_VALID, CGA_PLL1, PLL_DIV2 },
+		{ CLKSEL_VALID, CGA_PLL1, PLL_DIV3 },
+		{ CLKSEL_VALID, CGA_PLL1, PLL_DIV4 },
+		{},
+		{ CLKSEL_VALID, CGA_PLL2, PLL_DIV2 },
+		{ CLKSEL_VALID, CGA_PLL2, PLL_DIV3 },
+	},
+};
+
+static const struct clockgen_muxinfo ls1088a_hwa2 = {
+	{
+		{},
+		{ CLKSEL_VALID, CGA_PLL2, PLL_DIV1 },
+		{ CLKSEL_VALID, CGA_PLL2, PLL_DIV2 },
+		{ CLKSEL_VALID, CGA_PLL2, PLL_DIV3 },
+		{ CLKSEL_VALID, CGA_PLL2, PLL_DIV4 },
+		{},
+		{ CLKSEL_VALID, CGA_PLL1, PLL_DIV2 },
+		{ CLKSEL_VALID, CGA_PLL1, PLL_DIV3 },
+	},
+};
+
 static const struct clockgen_muxinfo ls1012a_cmux = {
 	{
 		[0] = { CLKSEL_VALID, CGA_PLL1, PLL_DIV1 },
@@ -607,6 +633,9 @@ static const struct clockgen_chipinfo chipinfo[] = {
 		.cmux_groups = {
 			&clockgen2_cmux_cga12
 		},
+		.hwaccel = {
+			&ls1088a_hwa1, &ls1088a_hwa2
+		},
 		.cmux_to_group = {
 			0, 0, -1
 		},
-- 
2.7.4


^ permalink raw reply	[flat|nested] 4+ messages in thread

* RE: [PATCH] clk: qoriq: add ls1088a hwaccel clocks support
  2019-12-16 10:01 [PATCH] clk: qoriq: add ls1088a hwaccel clocks support Yangbo Lu
@ 2019-12-20  3:58 ` Y.b. Lu
  2020-01-08  3:40   ` Y.b. Lu
  2020-01-31  0:32 ` Stephen Boyd
  1 sibling, 1 reply; 4+ messages in thread
From: Y.b. Lu @ 2019-12-20  3:58 UTC (permalink / raw)
  To: Michael Turquette, Stephen Boyd, linux-clk

Any comments?
Thanks!

Best regards,
Yangbo Lu

> -----Original Message-----
> From: Yangbo Lu <yangbo.lu@nxp.com>
> Sent: Monday, December 16, 2019 6:01 PM
> To: Michael Turquette <mturquette@baylibre.com>; Stephen Boyd
> <sboyd@kernel.org>; linux-clk@vger.kernel.org
> Cc: Y.b. Lu <yangbo.lu@nxp.com>
> Subject: [PATCH] clk: qoriq: add ls1088a hwaccel clocks support
> 
> This patch is to add hwaccel clocks information for ls1088a.
> 
> Signed-off-by: Yangbo Lu <yangbo.lu@nxp.com>
> ---
>  drivers/clk/clk-qoriq.c | 29 +++++++++++++++++++++++++++++
>  1 file changed, 29 insertions(+)
> 
> diff --git a/drivers/clk/clk-qoriq.c b/drivers/clk/clk-qoriq.c
> index bed140f..d5946f7 100644
> --- a/drivers/clk/clk-qoriq.c
> +++ b/drivers/clk/clk-qoriq.c
> @@ -342,6 +342,32 @@ static const struct clockgen_muxinfo ls1046a_hwa2
> = {
>  	},
>  };
> 
> +static const struct clockgen_muxinfo ls1088a_hwa1 = {
> +	{
> +		{},
> +		{ CLKSEL_VALID, CGA_PLL1, PLL_DIV1 },
> +		{ CLKSEL_VALID, CGA_PLL1, PLL_DIV2 },
> +		{ CLKSEL_VALID, CGA_PLL1, PLL_DIV3 },
> +		{ CLKSEL_VALID, CGA_PLL1, PLL_DIV4 },
> +		{},
> +		{ CLKSEL_VALID, CGA_PLL2, PLL_DIV2 },
> +		{ CLKSEL_VALID, CGA_PLL2, PLL_DIV3 },
> +	},
> +};
> +
> +static const struct clockgen_muxinfo ls1088a_hwa2 = {
> +	{
> +		{},
> +		{ CLKSEL_VALID, CGA_PLL2, PLL_DIV1 },
> +		{ CLKSEL_VALID, CGA_PLL2, PLL_DIV2 },
> +		{ CLKSEL_VALID, CGA_PLL2, PLL_DIV3 },
> +		{ CLKSEL_VALID, CGA_PLL2, PLL_DIV4 },
> +		{},
> +		{ CLKSEL_VALID, CGA_PLL1, PLL_DIV2 },
> +		{ CLKSEL_VALID, CGA_PLL1, PLL_DIV3 },
> +	},
> +};
> +
>  static const struct clockgen_muxinfo ls1012a_cmux = {
>  	{
>  		[0] = { CLKSEL_VALID, CGA_PLL1, PLL_DIV1 },
> @@ -607,6 +633,9 @@ static const struct clockgen_chipinfo chipinfo[] = {
>  		.cmux_groups = {
>  			&clockgen2_cmux_cga12
>  		},
> +		.hwaccel = {
> +			&ls1088a_hwa1, &ls1088a_hwa2
> +		},
>  		.cmux_to_group = {
>  			0, 0, -1
>  		},
> --
> 2.7.4


^ permalink raw reply	[flat|nested] 4+ messages in thread

* RE: [PATCH] clk: qoriq: add ls1088a hwaccel clocks support
  2019-12-20  3:58 ` Y.b. Lu
@ 2020-01-08  3:40   ` Y.b. Lu
  0 siblings, 0 replies; 4+ messages in thread
From: Y.b. Lu @ 2020-01-08  3:40 UTC (permalink / raw)
  To: Michael Turquette, Stephen Boyd, linux-clk

Hi Stephen,

Could you help to review and merge the patch?
Thanks :)

Best regards,
Yangbo Lu

> -----Original Message-----
> From: Y.b. Lu
> Sent: Friday, December 20, 2019 11:58 AM
> To: Michael Turquette <mturquette@baylibre.com>; Stephen Boyd
> <sboyd@kernel.org>; linux-clk@vger.kernel.org
> Subject: RE: [PATCH] clk: qoriq: add ls1088a hwaccel clocks support
> 
> Any comments?
> Thanks!
> 
> Best regards,
> Yangbo Lu
> 
> > -----Original Message-----
> > From: Yangbo Lu <yangbo.lu@nxp.com>
> > Sent: Monday, December 16, 2019 6:01 PM
> > To: Michael Turquette <mturquette@baylibre.com>; Stephen Boyd
> > <sboyd@kernel.org>; linux-clk@vger.kernel.org
> > Cc: Y.b. Lu <yangbo.lu@nxp.com>
> > Subject: [PATCH] clk: qoriq: add ls1088a hwaccel clocks support
> >
> > This patch is to add hwaccel clocks information for ls1088a.
> >
> > Signed-off-by: Yangbo Lu <yangbo.lu@nxp.com>
> > ---
> >  drivers/clk/clk-qoriq.c | 29 +++++++++++++++++++++++++++++
> >  1 file changed, 29 insertions(+)
> >
> > diff --git a/drivers/clk/clk-qoriq.c b/drivers/clk/clk-qoriq.c
> > index bed140f..d5946f7 100644
> > --- a/drivers/clk/clk-qoriq.c
> > +++ b/drivers/clk/clk-qoriq.c
> > @@ -342,6 +342,32 @@ static const struct clockgen_muxinfo
> ls1046a_hwa2
> > = {
> >  	},
> >  };
> >
> > +static const struct clockgen_muxinfo ls1088a_hwa1 = {
> > +	{
> > +		{},
> > +		{ CLKSEL_VALID, CGA_PLL1, PLL_DIV1 },
> > +		{ CLKSEL_VALID, CGA_PLL1, PLL_DIV2 },
> > +		{ CLKSEL_VALID, CGA_PLL1, PLL_DIV3 },
> > +		{ CLKSEL_VALID, CGA_PLL1, PLL_DIV4 },
> > +		{},
> > +		{ CLKSEL_VALID, CGA_PLL2, PLL_DIV2 },
> > +		{ CLKSEL_VALID, CGA_PLL2, PLL_DIV3 },
> > +	},
> > +};
> > +
> > +static const struct clockgen_muxinfo ls1088a_hwa2 = {
> > +	{
> > +		{},
> > +		{ CLKSEL_VALID, CGA_PLL2, PLL_DIV1 },
> > +		{ CLKSEL_VALID, CGA_PLL2, PLL_DIV2 },
> > +		{ CLKSEL_VALID, CGA_PLL2, PLL_DIV3 },
> > +		{ CLKSEL_VALID, CGA_PLL2, PLL_DIV4 },
> > +		{},
> > +		{ CLKSEL_VALID, CGA_PLL1, PLL_DIV2 },
> > +		{ CLKSEL_VALID, CGA_PLL1, PLL_DIV3 },
> > +	},
> > +};
> > +
> >  static const struct clockgen_muxinfo ls1012a_cmux = {
> >  	{
> >  		[0] = { CLKSEL_VALID, CGA_PLL1, PLL_DIV1 },
> > @@ -607,6 +633,9 @@ static const struct clockgen_chipinfo chipinfo[] = {
> >  		.cmux_groups = {
> >  			&clockgen2_cmux_cga12
> >  		},
> > +		.hwaccel = {
> > +			&ls1088a_hwa1, &ls1088a_hwa2
> > +		},
> >  		.cmux_to_group = {
> >  			0, 0, -1
> >  		},
> > --
> > 2.7.4


^ permalink raw reply	[flat|nested] 4+ messages in thread

* Re: [PATCH] clk: qoriq: add ls1088a hwaccel clocks support
  2019-12-16 10:01 [PATCH] clk: qoriq: add ls1088a hwaccel clocks support Yangbo Lu
  2019-12-20  3:58 ` Y.b. Lu
@ 2020-01-31  0:32 ` Stephen Boyd
  1 sibling, 0 replies; 4+ messages in thread
From: Stephen Boyd @ 2020-01-31  0:32 UTC (permalink / raw)
  To: Michael Turquette, Yangbo Lu, linux-clk; +Cc: Yangbo Lu

Quoting Yangbo Lu (2019-12-16 02:01:11)
> This patch is to add hwaccel clocks information for ls1088a.
> 
> Signed-off-by: Yangbo Lu <yangbo.lu@nxp.com>
> ---

Applied to clk-next


^ permalink raw reply	[flat|nested] 4+ messages in thread

end of thread, back to index

Thread overview: 4+ messages (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2019-12-16 10:01 [PATCH] clk: qoriq: add ls1088a hwaccel clocks support Yangbo Lu
2019-12-20  3:58 ` Y.b. Lu
2020-01-08  3:40   ` Y.b. Lu
2020-01-31  0:32 ` Stephen Boyd

Linux-Clk Archive on lore.kernel.org

Archives are clonable:
	git clone --mirror https://lore.kernel.org/linux-clk/0 linux-clk/git/0.git

	# If you have public-inbox 1.1+ installed, you may
	# initialize and index your mirror using the following commands:
	public-inbox-init -V2 linux-clk linux-clk/ https://lore.kernel.org/linux-clk \
		linux-clk@vger.kernel.org
	public-inbox-index linux-clk

Example config snippet for mirrors

Newsgroup available over NNTP:
	nntp://nntp.lore.kernel.org/org.kernel.vger.linux-clk


AGPL code for this site: git clone https://public-inbox.org/public-inbox.git