From: Marc Orr <marcorr@google.com>
To: Brijesh Singh <brijesh.singh@amd.com>
Cc: "Dr. David Alan Gilbert" <dgilbert@redhat.com>,
x86 <x86@kernel.org>, LKML <linux-kernel@vger.kernel.org>,
kvm list <kvm@vger.kernel.org>,
linux-coco@lists.linux.dev, linux-mm@kvack.org,
linux-crypto@vger.kernel.org,
Thomas Gleixner <tglx@linutronix.de>,
Ingo Molnar <mingo@redhat.com>, Joerg Roedel <jroedel@suse.de>,
Tom Lendacky <thomas.lendacky@amd.com>,
"H. Peter Anvin" <hpa@zytor.com>,
Ard Biesheuvel <ardb@kernel.org>,
Paolo Bonzini <pbonzini@redhat.com>,
Sean Christopherson <seanjc@google.com>,
Vitaly Kuznetsov <vkuznets@redhat.com>,
Wanpeng Li <wanpengli@tencent.com>,
Jim Mattson <jmattson@google.com>,
Andy Lutomirski <luto@kernel.org>,
Dave Hansen <dave.hansen@linux.intel.com>,
Sergio Lopez <slp@redhat.com>, Peter Gonda <pgonda@google.com>,
Peter Zijlstra <peterz@infradead.org>,
Srinivas Pandruvada <srinivas.pandruvada@linux.intel.com>,
David Rientjes <rientjes@google.com>,
Dov Murik <dovmurik@linux.ibm.com>,
Tobin Feldman-Fitzthum <tobin@ibm.com>,
Borislav Petkov <bp@alien8.de>,
Michael Roth <michael.roth@amd.com>,
Vlastimil Babka <vbabka@suse.cz>,
"Kirill A . Shutemov" <kirill@shutemov.name>,
Andi Kleen <ak@linux.intel.com>,
tony.luck@intel.com, sathyanarayanan.kuppuswamy@linux.intel.com
Subject: Re: [PATCH Part2 v5 21/45] KVM: SVM: Make AVIC backing, VMSA and VMCB memory allocation SNP safe
Date: Thu, 23 Sep 2021 12:17:32 -0700 [thread overview]
Message-ID: <CAA03e5FTpmCXqsB9OZfkxVY4TQb8n5KfRiFAsmd6jjvbb1DdCQ@mail.gmail.com> (raw)
In-Reply-To: <b3f340dc-ceee-3d04-227d-741ad0c17c49@amd.com>
On Thu, Sep 23, 2021 at 11:09 AM Brijesh Singh <brijesh.singh@amd.com> wrote:
>
>
> On 9/22/21 1:55 PM, Dr. David Alan Gilbert wrote:
> > * Brijesh Singh (brijesh.singh@amd.com) wrote:
> >> Implement a workaround for an SNP erratum where the CPU will incorrectly
> >> signal an RMP violation #PF if a hugepage (2mb or 1gb) collides with the
> >> RMP entry of a VMCB, VMSA or AVIC backing page.
> >>
> >> When SEV-SNP is globally enabled, the CPU marks the VMCB, VMSA, and AVIC
> >> backing pages as "in-use" in the RMP after a successful VMRUN. This is
> >> done for _all_ VMs, not just SNP-Active VMs.
> > Can you explain what 'globally enabled' means?
>
> This means that SNP is enabled in host SYSCFG_MSR.Snp=1. Once its
> enabled then RMP checks are enforced.
>
>
> > Or more specifically, can we trip this bug on public hardware that has
> > the SNP enabled in the bios, but no SNP init in the host OS?
>
> Enabling the SNP support on host is 3 step process:
>
> step1 (bios): reserve memory for the RMP table.
>
> step2 (host): initialize the RMP table memory, set the SYSCFG msr to
> enable the SNP feature
>
> step3 (host): call the SNP_INIT to initialize the SNP firmware (this is
> needed only if you ever plan to launch SNP guest from this host).
>
> The "SNP globally enabled" means the step 1 to 2. The RMP checks are
> enforced as soon as step 2 is completed.
It might be good to update the code to reflect this reply, such that
the new `snp_safe_alloc_page()` function introduced in this patch only
deviates from "normal" page allocation logic when these two conditions
are met. We could introduce a global variable, `snp_globally_enabled`
that defaults to false and gets set to true after we write the SYSCFG
MSR.
> thanks
>
> >
> > Dave
> >
> >> If the hypervisor accesses an in-use page through a writable translation,
> >> the CPU will throw an RMP violation #PF. On early SNP hardware, if an
> >> in-use page is 2mb aligned and software accesses any part of the associated
> >> 2mb region with a hupage, the CPU will incorrectly treat the entire 2mb
> >> region as in-use and signal a spurious RMP violation #PF.
> >>
> >> The recommended is to not use the hugepage for the VMCB, VMSA or
> >> AVIC backing page. Add a generic allocator that will ensure that the page
> >> returns is not hugepage (2mb or 1gb) and is safe to be used when SEV-SNP
> >> is enabled.
> >>
> >> Co-developed-by: Marc Orr <marcorr@google.com>
> >> Signed-off-by: Marc Orr <marcorr@google.com>
> >> Signed-off-by: Brijesh Singh <brijesh.singh@amd.com>
> >> ---
> >> arch/x86/include/asm/kvm-x86-ops.h | 1 +
> >> arch/x86/include/asm/kvm_host.h | 1 +
> >> arch/x86/kvm/lapic.c | 5 ++++-
> >> arch/x86/kvm/svm/sev.c | 35 ++++++++++++++++++++++++++++++
> >> arch/x86/kvm/svm/svm.c | 16 ++++++++++++--
> >> arch/x86/kvm/svm/svm.h | 1 +
> >> 6 files changed, 56 insertions(+), 3 deletions(-)
> >>
> >> diff --git a/arch/x86/include/asm/kvm-x86-ops.h b/arch/x86/include/asm/kvm-x86-ops.h
> >> index a12a4987154e..36a9c23a4b27 100644
> >> --- a/arch/x86/include/asm/kvm-x86-ops.h
> >> +++ b/arch/x86/include/asm/kvm-x86-ops.h
> >> @@ -122,6 +122,7 @@ KVM_X86_OP_NULL(enable_direct_tlbflush)
> >> KVM_X86_OP_NULL(migrate_timers)
> >> KVM_X86_OP(msr_filter_changed)
> >> KVM_X86_OP_NULL(complete_emulated_msr)
> >> +KVM_X86_OP(alloc_apic_backing_page)
> >>
> >> #undef KVM_X86_OP
> >> #undef KVM_X86_OP_NULL
> >> diff --git a/arch/x86/include/asm/kvm_host.h b/arch/x86/include/asm/kvm_host.h
> >> index 974cbfb1eefe..5ad6255ff5d5 100644
> >> --- a/arch/x86/include/asm/kvm_host.h
> >> +++ b/arch/x86/include/asm/kvm_host.h
> >> @@ -1453,6 +1453,7 @@ struct kvm_x86_ops {
> >> int (*complete_emulated_msr)(struct kvm_vcpu *vcpu, int err);
> >>
> >> void (*vcpu_deliver_sipi_vector)(struct kvm_vcpu *vcpu, u8 vector);
> >> + void *(*alloc_apic_backing_page)(struct kvm_vcpu *vcpu);
> >> };
> >>
> >> struct kvm_x86_nested_ops {
> >> diff --git a/arch/x86/kvm/lapic.c b/arch/x86/kvm/lapic.c
> >> index ba5a27879f1d..05b45747b20b 100644
> >> --- a/arch/x86/kvm/lapic.c
> >> +++ b/arch/x86/kvm/lapic.c
> >> @@ -2457,7 +2457,10 @@ int kvm_create_lapic(struct kvm_vcpu *vcpu, int timer_advance_ns)
> >>
> >> vcpu->arch.apic = apic;
> >>
> >> - apic->regs = (void *)get_zeroed_page(GFP_KERNEL_ACCOUNT);
> >> + if (kvm_x86_ops.alloc_apic_backing_page)
> >> + apic->regs = static_call(kvm_x86_alloc_apic_backing_page)(vcpu);
> >> + else
> >> + apic->regs = (void *)get_zeroed_page(GFP_KERNEL_ACCOUNT);
> >> if (!apic->regs) {
> >> printk(KERN_ERR "malloc apic regs error for vcpu %x\n",
> >> vcpu->vcpu_id);
> >> diff --git a/arch/x86/kvm/svm/sev.c b/arch/x86/kvm/svm/sev.c
> >> index 1644da5fc93f..8771b878193f 100644
> >> --- a/arch/x86/kvm/svm/sev.c
> >> +++ b/arch/x86/kvm/svm/sev.c
> >> @@ -2703,3 +2703,38 @@ void sev_vcpu_deliver_sipi_vector(struct kvm_vcpu *vcpu, u8 vector)
> >> break;
> >> }
> >> }
> >> +
> >> +struct page *snp_safe_alloc_page(struct kvm_vcpu *vcpu)
> >> +{
> >> + unsigned long pfn;
> >> + struct page *p;
> >> +
> >> + if (!cpu_feature_enabled(X86_FEATURE_SEV_SNP))
> >> + return alloc_page(GFP_KERNEL_ACCOUNT | __GFP_ZERO);
Continuing my other comment, above: if we introduce a
`snp_globally_enabled` var, we could use that here, rather than
`cpu_feature_enabled(X86_FEATURE_SEV_SNP)`.
> >> +
> >> + /*
> >> + * Allocate an SNP safe page to workaround the SNP erratum where
> >> + * the CPU will incorrectly signal an RMP violation #PF if a
> >> + * hugepage (2mb or 1gb) collides with the RMP entry of VMCB, VMSA
> >> + * or AVIC backing page. The recommeded workaround is to not use the
> >> + * hugepage.
> >> + *
> >> + * Allocate one extra page, use a page which is not 2mb aligned
> >> + * and free the other.
> >> + */
> >> + p = alloc_pages(GFP_KERNEL_ACCOUNT | __GFP_ZERO, 1);
> >> + if (!p)
> >> + return NULL;
> >> +
> >> + split_page(p, 1);
> >> +
> >> + pfn = page_to_pfn(p);
> >> + if (IS_ALIGNED(__pfn_to_phys(pfn), PMD_SIZE)) {
> >> + pfn++;
> >> + __free_page(p);
> >> + } else {
> >> + __free_page(pfn_to_page(pfn + 1));
> >> + }
> >> +
> >> + return pfn_to_page(pfn);
> >> +}
> >> diff --git a/arch/x86/kvm/svm/svm.c b/arch/x86/kvm/svm/svm.c
> >> index 25773bf72158..058eea8353c9 100644
> >> --- a/arch/x86/kvm/svm/svm.c
> >> +++ b/arch/x86/kvm/svm/svm.c
> >> @@ -1368,7 +1368,7 @@ static int svm_create_vcpu(struct kvm_vcpu *vcpu)
> >> svm = to_svm(vcpu);
> >>
> >> err = -ENOMEM;
> >> - vmcb01_page = alloc_page(GFP_KERNEL_ACCOUNT | __GFP_ZERO);
> >> + vmcb01_page = snp_safe_alloc_page(vcpu);
> >> if (!vmcb01_page)
> >> goto out;
> >>
> >> @@ -1377,7 +1377,7 @@ static int svm_create_vcpu(struct kvm_vcpu *vcpu)
> >> * SEV-ES guests require a separate VMSA page used to contain
> >> * the encrypted register state of the guest.
> >> */
> >> - vmsa_page = alloc_page(GFP_KERNEL_ACCOUNT | __GFP_ZERO);
> >> + vmsa_page = snp_safe_alloc_page(vcpu);
> >> if (!vmsa_page)
> >> goto error_free_vmcb_page;
> >>
> >> @@ -4539,6 +4539,16 @@ static int svm_vm_init(struct kvm *kvm)
> >> return 0;
> >> }
> >>
> >> +static void *svm_alloc_apic_backing_page(struct kvm_vcpu *vcpu)
> >> +{
> >> + struct page *page = snp_safe_alloc_page(vcpu);
> >> +
> >> + if (!page)
> >> + return NULL;
> >> +
> >> + return page_address(page);
> >> +}
> >> +
> >> static struct kvm_x86_ops svm_x86_ops __initdata = {
> >> .hardware_unsetup = svm_hardware_teardown,
> >> .hardware_enable = svm_hardware_enable,
> >> @@ -4667,6 +4677,8 @@ static struct kvm_x86_ops svm_x86_ops __initdata = {
> >> .complete_emulated_msr = svm_complete_emulated_msr,
> >>
> >> .vcpu_deliver_sipi_vector = svm_vcpu_deliver_sipi_vector,
> >> +
> >> + .alloc_apic_backing_page = svm_alloc_apic_backing_page,
> >> };
> >>
> >> static struct kvm_x86_init_ops svm_init_ops __initdata = {
> >> diff --git a/arch/x86/kvm/svm/svm.h b/arch/x86/kvm/svm/svm.h
> >> index d1f1512a4b47..e40800e9c998 100644
> >> --- a/arch/x86/kvm/svm/svm.h
> >> +++ b/arch/x86/kvm/svm/svm.h
> >> @@ -575,6 +575,7 @@ void sev_es_create_vcpu(struct vcpu_svm *svm);
> >> void sev_vcpu_deliver_sipi_vector(struct kvm_vcpu *vcpu, u8 vector);
> >> void sev_es_prepare_guest_switch(struct vcpu_svm *svm, unsigned int cpu);
> >> void sev_es_unmap_ghcb(struct vcpu_svm *svm);
> >> +struct page *snp_safe_alloc_page(struct kvm_vcpu *vcpu);
> >>
> >> /* vmenter.S */
> >>
> >> --
> >> 2.17.1
> >>
> >>
next prev parent reply other threads:[~2021-09-23 19:17 UTC|newest]
Thread overview: 239+ messages / expand[flat|nested] mbox.gz Atom feed top
2021-08-20 15:58 [PATCH Part2 v5 00/45] Add AMD Secure Nested Paging (SEV-SNP) Hypervisor Support Brijesh Singh
2021-08-20 15:58 ` [PATCH Part2 v5 01/45] x86/cpufeatures: Add SEV-SNP CPU feature Brijesh Singh
2021-09-16 16:56 ` Borislav Petkov
2021-09-16 17:35 ` Brijesh Singh
2021-08-20 15:58 ` [PATCH Part2 v5 02/45] iommu/amd: Introduce function to check SEV-SNP support Brijesh Singh
2021-09-16 17:26 ` Borislav Petkov
2021-08-20 15:58 ` [PATCH Part2 v5 03/45] x86/sev: Add the host SEV-SNP initialization support Brijesh Singh
2021-09-24 8:58 ` Borislav Petkov
2021-08-20 15:58 ` [PATCH Part2 v5 04/45] x86/sev: Add RMP entry lookup helpers Brijesh Singh
2021-09-24 9:49 ` Borislav Petkov
2021-09-27 16:01 ` Brijesh Singh
2021-09-27 16:04 ` Brijesh Singh
2021-09-29 12:56 ` Borislav Petkov
2022-06-02 11:57 ` Jarkko Sakkinen
2021-08-20 15:58 ` [PATCH Part2 v5 05/45] x86/sev: Add helper functions for RMPUPDATE and PSMASH instruction Brijesh Singh
2021-09-24 14:04 ` Borislav Petkov
2021-09-27 16:06 ` Brijesh Singh
2021-10-15 18:05 ` Sean Christopherson
2021-10-15 20:18 ` Brijesh Singh
2021-10-15 20:27 ` Sean Christopherson
2021-10-15 20:36 ` Brijesh Singh
2021-08-20 15:58 ` [PATCH Part2 v5 06/45] x86/sev: Invalid pages from direct map when adding it to RMP table Brijesh Singh
2021-09-29 14:34 ` Borislav Petkov
2021-09-30 16:19 ` Brijesh Singh
2021-10-01 11:06 ` Borislav Petkov
2021-08-20 15:58 ` [PATCH Part2 v5 07/45] x86/traps: Define RMP violation #PF error code Brijesh Singh
2021-09-29 17:25 ` Borislav Petkov
2021-08-20 15:58 ` [PATCH Part2 v5 08/45] x86/fault: Add support to handle the RMP fault for user address Brijesh Singh
2021-08-23 14:20 ` Dave Hansen
2021-08-23 14:36 ` Brijesh Singh
2021-08-23 14:50 ` Dave Hansen
2021-08-24 16:42 ` Joerg Roedel
2021-08-25 9:16 ` Vlastimil Babka
2021-08-25 13:50 ` Tom Lendacky
2021-09-29 18:19 ` Borislav Petkov
2021-08-20 15:58 ` [PATCH Part2 v5 09/45] x86/fault: Add support to dump RMP entry on fault Brijesh Singh
2021-09-29 18:38 ` Borislav Petkov
2021-08-20 15:58 ` [PATCH Part2 v5 10/45] crypto: ccp: shutdown SEV firmware on kexec Brijesh Singh
2021-08-20 15:58 ` [PATCH Part2 v5 11/45] crypto:ccp: Define the SEV-SNP commands Brijesh Singh
2021-08-20 15:58 ` [PATCH Part2 v5 12/45] crypto: ccp: Add support to initialize the AMD-SP for SEV-SNP Brijesh Singh
2021-08-20 15:58 ` [PATCH Part2 v5 13/45] crypto:ccp: Provide APIs to issue SEV-SNP commands Brijesh Singh
2021-08-20 15:58 ` [PATCH Part2 v5 14/45] crypto: ccp: Handle the legacy TMR allocation when SNP is enabled Brijesh Singh
2022-02-25 18:03 ` Alper Gun
2022-03-01 14:12 ` Brijesh Singh
2022-06-14 0:10 ` Alper Gun
2021-08-20 15:58 ` [PATCH Part2 v5 15/45] crypto: ccp: Handle the legacy SEV command " Brijesh Singh
2021-08-20 15:58 ` [PATCH Part2 v5 16/45] crypto: ccp: Add the SNP_PLATFORM_STATUS command Brijesh Singh
2021-09-10 3:18 ` Marc Orr
2021-09-13 11:17 ` Brijesh Singh
2021-09-22 17:35 ` Dr. David Alan Gilbert
2021-09-23 18:01 ` Brijesh Singh
2021-08-20 15:58 ` [PATCH Part2 v5 17/45] crypto: ccp: Add the SNP_{SET,GET}_EXT_CONFIG command Brijesh Singh
2021-09-01 21:02 ` Connor Kuehl
2021-09-01 23:06 ` Brijesh Singh
2021-09-10 3:27 ` Marc Orr
2021-09-13 11:29 ` Brijesh Singh
2021-08-20 15:58 ` [PATCH Part2 v5 18/45] crypto: ccp: Provide APIs to query extended attestation report Brijesh Singh
2021-09-10 3:30 ` Marc Orr
2021-09-12 7:46 ` Dov Murik
2021-08-20 15:58 ` [PATCH Part2 v5 19/45] KVM: SVM: Add support to handle AP reset MSR protocol Brijesh Singh
2021-08-20 15:58 ` [PATCH Part2 v5 20/45] KVM: SVM: Provide the Hypervisor Feature support VMGEXIT Brijesh Singh
2021-10-12 20:38 ` Sean Christopherson
2021-08-20 15:58 ` [PATCH Part2 v5 21/45] KVM: SVM: Make AVIC backing, VMSA and VMCB memory allocation SNP safe Brijesh Singh
2021-09-22 18:55 ` Dr. David Alan Gilbert
2021-09-23 18:09 ` Brijesh Singh
2021-09-23 18:39 ` Dr. David Alan Gilbert
2021-09-23 22:23 ` Brijesh Singh
2021-09-23 19:17 ` Marc Orr [this message]
2021-09-23 20:44 ` Brijesh Singh
2021-09-23 20:55 ` Marc Orr
2021-10-12 20:44 ` Sean Christopherson
2021-08-20 15:58 ` [PATCH Part2 v5 22/45] KVM: SVM: Add initial SEV-SNP support Brijesh Singh
2021-08-20 15:58 ` [PATCH Part2 v5 23/45] KVM: SVM: Add KVM_SNP_INIT command Brijesh Singh
2021-09-05 6:56 ` Dov Murik
2021-09-05 13:59 ` Brijesh Singh
2021-09-10 3:32 ` Marc Orr
2021-09-13 11:32 ` Brijesh Singh
2021-09-16 15:50 ` Peter Gonda
2022-06-13 20:58 ` Alper Gun
2022-06-13 23:15 ` Ashish Kalra
2022-06-13 23:33 ` Alper Gun
2022-06-14 0:21 ` Ashish Kalra
2022-06-14 15:37 ` Peter Gonda
2022-06-14 16:11 ` Kalra, Ashish
2022-06-14 16:30 ` Peter Gonda
2022-06-14 17:16 ` Kalra, Ashish
2022-06-14 18:58 ` Alper Gun
2022-06-14 20:23 ` Kalra, Ashish
2022-06-14 20:29 ` Peter Gonda
2022-06-14 20:39 ` Kalra, Ashish
2021-08-20 15:58 ` [PATCH Part2 v5 24/45] KVM: SVM: Add KVM_SEV_SNP_LAUNCH_START command Brijesh Singh
2021-08-20 15:58 ` [PATCH Part2 v5 25/45] KVM: SVM: Add KVM_SEV_SNP_LAUNCH_UPDATE command Brijesh Singh
2021-09-27 16:43 ` Peter Gonda
2021-09-27 19:33 ` Brijesh Singh
2021-10-05 15:01 ` Peter Gonda
2021-08-20 15:58 ` [PATCH Part2 v5 26/45] KVM: SVM: Mark the private vma unmerable for SEV-SNP guests Brijesh Singh
2021-09-23 17:18 ` Dr. David Alan Gilbert
2021-10-12 18:46 ` Sean Christopherson
2021-10-13 12:39 ` Brijesh Singh
2021-10-13 14:34 ` Sean Christopherson
2021-10-13 14:51 ` Brijesh Singh
2021-10-13 15:33 ` Sean Christopherson
2021-08-20 15:59 ` [PATCH Part2 v5 27/45] KVM: SVM: Add KVM_SEV_SNP_LAUNCH_FINISH command Brijesh Singh
2022-05-18 20:21 ` Marc Orr
2022-05-18 20:35 ` Kalra, Ashish
2021-08-20 15:59 ` [PATCH Part2 v5 28/45] KVM: X86: Keep the NPT and RMP page level in sync Brijesh Singh
2021-08-20 15:59 ` [PATCH Part2 v5 29/45] KVM: x86/mmu: Move 'pfn' variable to caller of direct_page_fault() Brijesh Singh
2021-08-20 15:59 ` [PATCH Part2 v5 30/45] KVM: x86/mmu: Introduce kvm_mmu_map_tdp_page() for use by TDX and SNP Brijesh Singh
2021-08-20 15:59 ` [PATCH Part2 v5 31/45] KVM: x86: Introduce kvm_mmu_get_tdp_walk() for SEV-SNP use Brijesh Singh
2021-08-20 15:59 ` [PATCH Part2 v5 32/45] KVM: x86: Define RMP page fault error bits for #NPF Brijesh Singh
2021-09-30 23:41 ` Marc Orr
2021-10-01 13:03 ` Borislav Petkov
2021-08-20 15:59 ` [PATCH Part2 v5 33/45] KVM: x86: Update page-fault trace to log full 64-bit error code Brijesh Singh
2021-10-13 21:23 ` Sean Christopherson
2021-08-20 15:59 ` [PATCH Part2 v5 34/45] KVM: SVM: Do not use long-lived GHCB map while setting scratch area Brijesh Singh
2021-10-13 21:20 ` Sean Christopherson
2021-10-15 16:11 ` Brijesh Singh
2021-10-15 16:44 ` Sean Christopherson
2021-08-20 15:59 ` [PATCH Part2 v5 35/45] KVM: SVM: Remove the long-lived GHCB host map Brijesh Singh
2021-08-20 15:59 ` [PATCH Part2 v5 36/45] KVM: SVM: Add support to handle GHCB GPA register VMGEXIT Brijesh Singh
2021-08-20 15:59 ` [PATCH Part2 v5 37/45] KVM: SVM: Add support to handle MSR based Page State Change VMGEXIT Brijesh Singh
2021-09-28 9:56 ` Dr. David Alan Gilbert
2021-10-12 21:48 ` Sean Christopherson
2021-10-13 17:04 ` Sean Christopherson
2021-10-13 17:05 ` Brijesh Singh
2021-10-13 17:24 ` Sean Christopherson
2021-10-13 17:49 ` Brijesh Singh
2021-08-20 15:59 ` [PATCH Part2 v5 38/45] KVM: SVM: Add support to handle " Brijesh Singh
2021-09-28 10:17 ` Dr. David Alan Gilbert
2021-09-28 23:20 ` Brijesh Singh
2021-08-20 15:59 ` [PATCH Part2 v5 39/45] KVM: SVM: Introduce ops for the post gfn map and unmap Brijesh Singh
2021-10-13 0:23 ` Sean Christopherson
2021-10-13 18:10 ` Brijesh Singh
2021-10-13 20:10 ` Sean Christopherson
2021-10-13 21:49 ` Brijesh Singh
2021-10-13 22:10 ` Sean Christopherson
2021-10-13 22:31 ` Brijesh Singh
2021-10-13 20:16 ` Sean Christopherson
2021-10-15 16:31 ` Brijesh Singh
2021-10-15 17:16 ` Sean Christopherson
2022-09-08 21:21 ` Michael Roth
2022-09-08 22:28 ` Michael Roth
2022-09-14 8:05 ` Sean Christopherson
2022-09-14 11:02 ` Marc Orr
2022-09-14 16:15 ` Sean Christopherson
2022-09-14 16:32 ` Marc Orr
2022-09-14 16:39 ` Marc Orr
2022-09-19 17:56 ` Michael Roth
2021-08-20 15:59 ` [PATCH Part2 v5 40/45] KVM: x86: Export the kvm_zap_gfn_range() for the SNP use Brijesh Singh
2021-08-20 15:59 ` [PATCH Part2 v5 41/45] KVM: SVM: Add support to handle the RMP nested page fault Brijesh Singh
2021-09-29 12:24 ` Dr. David Alan Gilbert
2021-10-13 17:57 ` Sean Christopherson
2021-08-20 15:59 ` [PATCH Part2 v5 42/45] KVM: SVM: Provide support for SNP_GUEST_REQUEST NAE event Brijesh Singh
2021-09-29 21:33 ` Peter Gonda
2021-09-29 22:00 ` Peter Gonda
2021-08-20 15:59 ` [PATCH Part2 v5 43/45] KVM: SVM: Use a VMSA physical address variable for populating VMCB Brijesh Singh
2021-10-15 18:58 ` Sean Christopherson
2021-08-20 15:59 ` [PATCH Part2 v5 44/45] KVM: SVM: Support SEV-SNP AP Creation NAE event Brijesh Singh
2021-10-15 19:50 ` Sean Christopherson
2021-10-20 21:48 ` Brijesh Singh
2021-10-20 23:01 ` Sean Christopherson
2021-08-20 15:59 ` [PATCH Part2 v5 45/45] KVM: SVM: Add module parameter to enable the SEV-SNP Brijesh Singh
2021-11-12 15:43 ` [PATCH Part2 v5 00/45] Add AMD Secure Nested Paging (SEV-SNP) Hypervisor Support Peter Gonda
2021-11-12 17:59 ` Dave Hansen
2021-11-12 18:35 ` Borislav Petkov
2021-11-12 19:48 ` Sean Christopherson
2021-11-12 20:04 ` Borislav Petkov
2021-11-12 20:37 ` Sean Christopherson
2021-11-12 20:53 ` Borislav Petkov
2021-11-12 21:12 ` Peter Gonda
2021-11-12 21:20 ` Andy Lutomirski
2021-11-12 22:04 ` Borislav Petkov
2021-11-12 22:52 ` Peter Gonda
2021-11-13 0:00 ` Sean Christopherson
2021-11-13 0:10 ` Marc Orr
2021-11-13 18:34 ` Sean Christopherson
2021-11-14 7:54 ` Marc Orr
2021-11-15 17:16 ` Sean Christopherson
2021-11-15 16:36 ` Joerg Roedel
2021-11-15 17:25 ` Sean Christopherson
2021-11-12 21:30 ` Marc Orr
2021-11-12 21:37 ` Dave Hansen
2021-11-12 21:40 ` Marc Orr
2021-11-12 21:39 ` Andy Lutomirski
2021-11-12 21:43 ` Marc Orr
2021-11-12 22:54 ` Peter Gonda
2021-11-13 0:53 ` Sean Christopherson
2021-11-13 1:04 ` Marc Orr
2021-11-13 18:28 ` Sean Christopherson
2021-11-14 7:41 ` Marc Orr
2021-11-15 18:17 ` Sean Christopherson
2021-11-15 16:52 ` Joerg Roedel
2021-11-15 16:18 ` Brijesh Singh
2021-11-15 18:44 ` Sean Christopherson
2021-11-15 18:58 ` Brijesh Singh
2021-11-12 21:16 ` Marc Orr
2021-11-12 21:23 ` Andy Lutomirski
2021-11-12 21:35 ` Borislav Petkov
2021-11-15 12:30 ` Dr. David Alan Gilbert
2021-11-15 14:42 ` Joerg Roedel
2021-11-15 15:33 ` Dr. David Alan Gilbert
2021-11-15 16:20 ` Joerg Roedel
2021-11-15 16:32 ` Dr. David Alan Gilbert
2021-11-15 18:26 ` Sean Christopherson
2021-11-15 18:41 ` Marc Orr
2021-11-15 19:15 ` Sean Christopherson
2021-11-16 3:07 ` Marc Orr
2021-11-16 5:14 ` Andy Lutomirski
2021-11-16 13:21 ` Joerg Roedel
2021-11-16 18:26 ` Sean Christopherson
2021-11-16 18:39 ` Peter Gonda
2021-11-16 13:30 ` Joerg Roedel
2021-11-16 5:00 ` Andy Lutomirski
2021-11-16 13:02 ` Joerg Roedel
2021-11-16 20:08 ` Sean Christopherson
2021-11-15 16:16 ` Joerg Roedel
2021-11-22 15:23 ` Brijesh Singh
2021-11-22 17:03 ` Vlastimil Babka
2021-11-22 18:01 ` Brijesh Singh
2021-11-22 18:30 ` Dave Hansen
2021-11-22 19:06 ` Brijesh Singh
2021-11-22 19:14 ` Dave Hansen
2021-11-22 20:33 ` Brijesh Singh
2021-11-22 21:34 ` Sean Christopherson
2021-11-22 22:51 ` Dave Hansen
2021-11-23 5:15 ` Luck, Tony
2021-11-23 7:18 ` Borislav Petkov
2021-11-23 15:36 ` Sean Christopherson
2021-11-23 16:26 ` Borislav Petkov
2021-11-23 8:55 ` Vlastimil Babka
2021-11-24 16:03 ` Joerg Roedel
2021-11-24 17:48 ` Dave Hansen
2021-11-24 19:34 ` Vlastimil Babka
2021-11-25 10:05 ` Joerg Roedel
2021-11-29 14:44 ` Brijesh Singh
2021-11-29 14:58 ` Vlastimil Babka
2021-11-29 16:13 ` Brijesh Singh
2021-11-30 19:40 ` Vlastimil Babka
2021-11-29 16:41 ` Dave Hansen
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=CAA03e5FTpmCXqsB9OZfkxVY4TQb8n5KfRiFAsmd6jjvbb1DdCQ@mail.gmail.com \
--to=marcorr@google.com \
--cc=ak@linux.intel.com \
--cc=ardb@kernel.org \
--cc=bp@alien8.de \
--cc=brijesh.singh@amd.com \
--cc=dave.hansen@linux.intel.com \
--cc=dgilbert@redhat.com \
--cc=dovmurik@linux.ibm.com \
--cc=hpa@zytor.com \
--cc=jmattson@google.com \
--cc=jroedel@suse.de \
--cc=kirill@shutemov.name \
--cc=kvm@vger.kernel.org \
--cc=linux-coco@lists.linux.dev \
--cc=linux-crypto@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-mm@kvack.org \
--cc=luto@kernel.org \
--cc=michael.roth@amd.com \
--cc=mingo@redhat.com \
--cc=pbonzini@redhat.com \
--cc=peterz@infradead.org \
--cc=pgonda@google.com \
--cc=rientjes@google.com \
--cc=sathyanarayanan.kuppuswamy@linux.intel.com \
--cc=seanjc@google.com \
--cc=slp@redhat.com \
--cc=srinivas.pandruvada@linux.intel.com \
--cc=tglx@linutronix.de \
--cc=thomas.lendacky@amd.com \
--cc=tobin@ibm.com \
--cc=tony.luck@intel.com \
--cc=vbabka@suse.cz \
--cc=vkuznets@redhat.com \
--cc=wanpengli@tencent.com \
--cc=x86@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).