linux-crypto.vger.kernel.org archive mirror
 help / color / mirror / Atom feed
From: Zhou Wang <wangzhou1@hisilicon.com>
To: Herbert Xu <herbert@gondor.apana.org.au>
Cc: <davem@davemloft.net>, <linux-crypto@vger.kernel.org>,
	<linuxarm@huawei.com>, <linux-kernel@vger.kernel.org>
Subject: Re: [PATCH v3 0/7] crypto: hisilicon: Add HiSilicon QM and ZIP controller driver
Date: Fri, 9 Aug 2019 15:14:22 +0800	[thread overview]
Message-ID: <5D4D1D4E.2070906@hisilicon.com> (raw)
In-Reply-To: <20190809061946.GN10392@gondor.apana.org.au>

On 2019/8/9 14:19, Herbert Xu wrote:
> On Fri, Aug 02, 2019 at 03:57:49PM +0800, Zhou Wang wrote:
>> This series adds HiSilicon QM and ZIP controller driver in crypto subsystem.
>>
>> A simple QM/ZIP driver which helps to provide an example for a general
>> accelerator framework is under review in community[1]. Based on this simple
>> driver, this series adds HW v2 support, PCI passthrough, PCI/misc error
>> handler, debug support. But unlike [1], driver in this patchset only registers
>> to crypto subsystem.
>>
>> There will be a long discussion about above accelerator framework in the
>> process of upstreaming. So let's firstly review and upstream QM/ZIP crypto
>> driver.
>>
>> Changes v2 -> v3:
>> - Change to register zlib/gzip to crypto acomp.
>> - As acomp is using sgl interface, add a common hardware sgl module which
>>   also can be used in other HiSilicon accelerator drivers.
>> - Change irq thread to work queue in the flow of irq handler in QM.
>> - Split SRIOV and debugfs out for the convenience of review.
>> - rebased on v5.3-rc1.
>> - Some tiny fixes.
>>
>> Links:
>> - v2  https://lkml.org/lkml/2019/1/23/358
>> - v1  https://lwn.net/Articles/775484/
>> - rfc https://lkml.org/lkml/2018/12/13/290
>>
>> Note: this series is based on https://lkml.org/lkml/2019/7/23/1135
>>
>> Reference:
>> [1] https://lkml.org/lkml/2018/11/12/1951
>>
>> Zhou Wang (7):
>>   crypto: hisilicon: Add queue management driver for HiSilicon QM module
>>   crypto: hisilicon: Add hardware SGL support
>>   crypto: hisilicon: Add HiSilicon ZIP accelerator support
>>   crypto: hisilicon: Add SRIOV support for ZIP
>>   Documentation: Add debugfs doc for hisi_zip
>>   crypto: hisilicon: Add debugfs for ZIP and QM
>>   MAINTAINERS: add maintainer for HiSilicon QM and ZIP controller driver
>>
>>  Documentation/ABI/testing/debugfs-hisi-zip |   50 +
>>  MAINTAINERS                                |   11 +
>>  drivers/crypto/hisilicon/Kconfig           |   23 +
>>  drivers/crypto/hisilicon/Makefile          |    3 +
>>  drivers/crypto/hisilicon/qm.c              | 1912 ++++++++++++++++++++++++++++
>>  drivers/crypto/hisilicon/qm.h              |  215 ++++
>>  drivers/crypto/hisilicon/sgl.c             |  214 ++++
>>  drivers/crypto/hisilicon/sgl.h             |   24 +
>>  drivers/crypto/hisilicon/zip/Makefile      |    2 +
>>  drivers/crypto/hisilicon/zip/zip.h         |   71 ++
>>  drivers/crypto/hisilicon/zip/zip_crypto.c  |  651 ++++++++++
>>  drivers/crypto/hisilicon/zip/zip_main.c    | 1013 +++++++++++++++
>>  12 files changed, 4189 insertions(+)
>>  create mode 100644 Documentation/ABI/testing/debugfs-hisi-zip
>>  create mode 100644 drivers/crypto/hisilicon/qm.c
>>  create mode 100644 drivers/crypto/hisilicon/qm.h
>>  create mode 100644 drivers/crypto/hisilicon/sgl.c
>>  create mode 100644 drivers/crypto/hisilicon/sgl.h
>>  create mode 100644 drivers/crypto/hisilicon/zip/Makefile
>>  create mode 100644 drivers/crypto/hisilicon/zip/zip.h
>>  create mode 100644 drivers/crypto/hisilicon/zip/zip_crypto.c
>>  create mode 100644 drivers/crypto/hisilicon/zip/zip_main.c
> 
> All applied.  Thanks.

Many thanks.

Zhou

> 


      reply	other threads:[~2019-08-09  7:14 UTC|newest]

Thread overview: 11+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2019-08-02  7:57 [PATCH v3 0/7] crypto: hisilicon: Add HiSilicon QM and ZIP controller driver Zhou Wang
2019-08-02  7:57 ` [PATCH v3 1/7] crypto: hisilicon - add queue management driver for HiSilicon QM module Zhou Wang
2019-08-02  7:57 ` [PATCH v3 2/7] crypto: hisilicon - add hardware SGL support Zhou Wang
2019-08-02  7:57 ` [PATCH v3 3/7] crypto: hisilicon - add HiSilicon ZIP accelerator support Zhou Wang
2019-08-02  7:57 ` [PATCH v3 4/7] crypto: hisilicon - add SRIOV support for ZIP Zhou Wang
2019-08-02  7:57 ` [PATCH v3 5/7] Documentation: Add debugfs doc for hisi_zip Zhou Wang
2019-08-02  7:57 ` [PATCH v3 6/7] crypto: hisilicon - add debugfs for ZIP and QM Zhou Wang
2019-08-02  7:57 ` [PATCH v3 7/7] MAINTAINERS: add maintainer for HiSilicon QM and ZIP controller driver Zhou Wang
2019-08-08 12:41 ` [PATCH v3 0/7] crypto: hisilicon: Add " Zhou Wang
2019-08-09  6:19 ` Herbert Xu
2019-08-09  7:14   ` Zhou Wang [this message]

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=5D4D1D4E.2070906@hisilicon.com \
    --to=wangzhou1@hisilicon.com \
    --cc=davem@davemloft.net \
    --cc=herbert@gondor.apana.org.au \
    --cc=linux-crypto@vger.kernel.org \
    --cc=linux-kernel@vger.kernel.org \
    --cc=linuxarm@huawei.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).