From: Jason-JH Lin <jason-jh.lin@mediatek.com>
To: Chun-Kuang Hu <chunkuang.hu@kernel.org>
Cc: Matthias Brugger <matthias.bgg@gmail.com>,
DTML <devicetree@vger.kernel.org>,
Linux ARM <linux-arm-kernel@lists.infradead.org>,
"moderated list:ARM/Mediatek SoC support"
<linux-mediatek@lists.infradead.org>,
linux-kernel <linux-kernel@vger.kernel.org>,
<Project_Global_Chrome_Upstream_Group@mediatek.com>
Subject: Re: [PATCH v1 3/5] arm64: dts: mt8195: add gce node
Date: Sat, 3 Jul 2021 01:42:01 +0800 [thread overview]
Message-ID: <06acd9a411edaf4dd3db4344646ca1e1875c8f0b.camel@mediatek.com> (raw)
In-Reply-To: <CAAOTY_9B1L=1=LzdC_1_czFgc4smH0hTk0B=XCquH08KAjx_nA@mail.gmail.com>
On Thu, 2021-07-01 at 07:21 +0800, Chun-Kuang Hu wrote:
> Hi, Jason:
>
> jason-jh.lin <jason-jh.lin@mediatek.com> 於 2021年6月30日 週三 下午1:18寫道:
> >
> > add gce node on dts file.
> >
> > Change-Id: I805455cb7c645cb5a24ce1c87fe891a807069123
> > Signed-off-by: jason-jh.lin <jason-jh.lin@mediatek.com>
> > ---
> > This patch is based on [1]
> > [1] Add Mediatek SoC MT8195 and evaluation board dts and Makefile
> > -
> > https://patchwork.kernel.org/project/linux-mediatek/patch/20210601075350.31515-2-seiya.wang@mediatek.com/
> > ---
> > arch/arm64/boot/dts/mediatek/mt8195.dtsi | 21
> > +++++++++++++++++++++
> > 1 file changed, 21 insertions(+)
> >
> > diff --git a/arch/arm64/boot/dts/mediatek/mt8195.dtsi
> > b/arch/arm64/boot/dts/mediatek/mt8195.dtsi
> > index c146a91c6272..38054196eea4 100644
> > --- a/arch/arm64/boot/dts/mediatek/mt8195.dtsi
> > +++ b/arch/arm64/boot/dts/mediatek/mt8195.dtsi
> > @@ -6,6 +6,7 @@
> >
> > /dts-v1/;
> > #include <dt-bindings/clock/mt8195-clk.h>
> > +#include <dt-bindings/gce/mt8195-gce.h>
> > #include <dt-bindings/interrupt-controller/arm-gic.h>
> > #include <dt-bindings/interrupt-controller/irq.h>
> > #include <dt-bindings/power/mt8195-power.h>
> > @@ -717,6 +718,26 @@
> > #clock-cells = <1>;
> > };
> >
> > + gce0: mdp_mailbox@10320000 {
> > + compatible = "mediatek,mt8195-gce";
> > + reg = <0 0x10320000 0 0x4000>;
> > + interrupts = <GIC_SPI 226
> > IRQ_TYPE_LEVEL_HIGH 0>;
> > + #mbox-cells = <3>;
> > + clocks = <&infracfg_ao CLK_INFRA_AO_GCE>,
> > + <&infracfg_ao CLK_INFRA_AO_GCE2>;
> > + clock-names = "gce", "gce1";
> > + };
> > +
> > + gce1: disp_mailbox@10330000 {
> > + compatible = "mediatek,mt8195-gce";
> > + reg = <0 0x10330000 0 0x4000>;
> > + interrupts = <GIC_SPI 228
> > IRQ_TYPE_LEVEL_HIGH 0>;
> > + #mbox-cells = <3>;
> > + clocks = <&infracfg_ao CLK_INFRA_AO_GCE>,
> > + <&infracfg_ao CLK_INFRA_AO_GCE2>;
> > + clock-names = "gce", "gce1";
>
> I think each gce could be broken into two function block, the core
> function block and event processing block.
> Each block has independent clock source and "gce" is for core
> function
> block and "gce1" is for event processing block, is it?
> If so, the core function of gce0 and gce1 has common clock source
> (<&infracfg_ao CLK_INFRA_AO_GCE>), right?
>
> Regards,
> Chun-Kuang.
>
> > + };
> > +
> > uart0: serial@11001100 {
> > compatible = "mediatek,mt8195-uart",
> > "mediatek,mt6577-uart";
> > reg = <0 0x11001100 0 0x100>;
> > --
> > 2.18.0
> >
gce0 and gce1 are two duplicate hardware node each of them have thier
own core function block and event proccessing block.
The clocks: <&infracfg_ao CLK_INFRA_AO_GCE> is for gce0,
<&infracfg_ao CLK_INFRA_AO_GCE2> is for gce1.
For the design of GCE hardware event signal transportation, each cmdq
mailbox should enable or disable the other gce clk at the same time.
I put two clock source in one gce node so that I can get both of them
easier when each cmdq driver probe.
But I think take out the other gce clk for each gce node is fine.
I will modify it at the next patch version.
Regards,
Jason-JH.Lin.
--
Jason-JH Lin <jason-jh.lin@mediatek.com>
prev parent reply other threads:[~2021-07-02 17:42 UTC|newest]
Thread overview: 2+ messages / expand[flat|nested] mbox.gz Atom feed top
[not found] <20210630051418.14044-1-jason-jh.lin@mediatek.com>
[not found] ` <20210630051418.14044-4-jason-jh.lin@mediatek.com>
2021-06-30 23:21 ` [PATCH v1 3/5] arm64: dts: mt8195: add gce node Chun-Kuang Hu
2021-07-02 17:42 ` Jason-JH Lin [this message]
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=06acd9a411edaf4dd3db4344646ca1e1875c8f0b.camel@mediatek.com \
--to=jason-jh.lin@mediatek.com \
--cc=Project_Global_Chrome_Upstream_Group@mediatek.com \
--cc=chunkuang.hu@kernel.org \
--cc=devicetree@vger.kernel.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-mediatek@lists.infradead.org \
--cc=matthias.bgg@gmail.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).