From: Jerome Brunet <jbrunet@baylibre.com>
To: Yixun Lan <yixun.lan@amlogic.com>,
Neil Armstrong <narmstrong@baylibre.com>,
Kevin Hilman <khilman@baylibre.com>
Cc: Rob Herring <robh+dt@kernel.org>,
Mark Rutland <mark.rutland@arm.com>,
Michael Turquette <mturquette@baylibre.com>,
Stephen Boyd <sboyd@codeaurora.org>,
Carlo Caione <carlo@caione.org>,
Qiufang Dai <qiufang.dai@amlogic.com>,
Jian Hu <jian.hu@amlogic.com>,
linux-amlogic@lists.infradead.org, devicetree@vger.kernel.org,
linux-clk@vger.kernel.org, linux-arm-kernel@lists.infradead.org,
linux-kernel@vger.kernel.org
Subject: Re: [PATCH v7 6/6] arm64: dts: meson-axg: switch uart_ao clock to CLK81
Date: Thu, 14 Dec 2017 17:47:31 +0100 [thread overview]
Message-ID: <1513270051.2261.11.camel@baylibre.com> (raw)
In-Reply-To: <20171211141348.22048-7-yixun.lan@amlogic.com>
On Mon, 2017-12-11 at 22:13 +0800, Yixun Lan wrote:
> Switch the uart_ao pclk to CLK81 since the clock driver is ready.
> Also move the clock info to the board.dts instead in the soc.dtsi.
Same comment as for ethmac, is it really wise ?
Isn't the clock setup the same for the axg family ?
>
> Signed-off-by: Yixun Lan <yixun.lan@amlogic.com>
next prev parent reply other threads:[~2017-12-14 16:47 UTC|newest]
Thread overview: 18+ messages / expand[flat|nested] mbox.gz Atom feed top
2017-12-11 14:13 [PATCH v7 0/6] add clk controller driver for Meson-AXG SoC Yixun Lan
2017-12-11 14:13 ` [PATCH v7 1/6] clk: meson: make the spinlock naming more specific Yixun Lan
2017-12-14 9:57 ` Jerome Brunet
2017-12-11 14:13 ` [PATCH v7 2/6] dt-bindings: clock: add compatible variant for the Meson-AXG Yixun Lan
2017-12-14 9:57 ` Jerome Brunet
2017-12-11 14:13 ` [PATCH v7 3/6] clk: meson-axg: add clocks dt-bindings required header Yixun Lan
2017-12-14 9:58 ` Jerome Brunet
2017-12-11 14:13 ` [PATCH v7 4/6] clk: meson-axg: add clock controller drivers Yixun Lan
2017-12-14 9:59 ` Jerome Brunet
2017-12-11 14:13 ` [PATCH v7 5/6] arm64: dts: meson-axg: add clock DT info for Meson AXG SoC Yixun Lan
2017-12-15 18:58 ` Kevin Hilman
2017-12-11 14:13 ` [PATCH v7 6/6] arm64: dts: meson-axg: switch uart_ao clock to CLK81 Yixun Lan
2017-12-14 16:47 ` Jerome Brunet [this message]
2017-12-15 1:49 ` Yixun Lan
2017-12-15 19:14 ` Kevin Hilman
2017-12-14 10:03 ` [PATCH v7 0/6] add clk controller driver for Meson-AXG SoC Jerome Brunet
2017-12-14 10:11 ` Yixun Lan
[not found] ` <1513245826.32163.7.camel-rdvid1DuHRBWk0Htik3J/w@public.gmane.org>
2017-12-15 20:00 ` Kevin Hilman
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1513270051.2261.11.camel@baylibre.com \
--to=jbrunet@baylibre.com \
--cc=carlo@caione.org \
--cc=devicetree@vger.kernel.org \
--cc=jian.hu@amlogic.com \
--cc=khilman@baylibre.com \
--cc=linux-amlogic@lists.infradead.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-clk@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=mark.rutland@arm.com \
--cc=mturquette@baylibre.com \
--cc=narmstrong@baylibre.com \
--cc=qiufang.dai@amlogic.com \
--cc=robh+dt@kernel.org \
--cc=sboyd@codeaurora.org \
--cc=yixun.lan@amlogic.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).