From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-13.1 required=3.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_PATCH, MAILING_LIST_MULTI,SIGNED_OFF_BY,SPF_HELO_NONE,SPF_PASS,URIBL_BLOCKED, USER_AGENT_GIT autolearn=unavailable autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 94F82C433EB for ; Tue, 28 Jul 2020 10:03:42 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by mail.kernel.org (Postfix) with ESMTP id 747F620792 for ; Tue, 28 Jul 2020 10:03:42 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (1024-bit key) header.d=0x0f.com header.i=@0x0f.com header.b="SKCdPVmL" Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728597AbgG1KDl (ORCPT ); Tue, 28 Jul 2020 06:03:41 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:51038 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1728576AbgG1KDk (ORCPT ); Tue, 28 Jul 2020 06:03:40 -0400 Received: from mail-pj1-x1041.google.com (mail-pj1-x1041.google.com [IPv6:2607:f8b0:4864:20::1041]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 59E8EC0619D2 for ; Tue, 28 Jul 2020 03:03:40 -0700 (PDT) Received: by mail-pj1-x1041.google.com with SMTP id c6so4647725pje.1 for ; Tue, 28 Jul 2020 03:03:40 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=0x0f.com; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=MLsnjIcx6O7hBUqO+ly4gJ/BT4WlJTFqju/5sXIimIg=; b=SKCdPVmLWJF2bLrtZU3g+eZO6Jvjk2z4+jmQXQol4BWOQK4BYolKrUCLan1cceEyYJ XlJqjlKhsQsOGcSuJzmzVXGgYVOY7CIXKyo+2t8BH0Pw8yXqgL4huJaNbNEl34vjn/Zs 3o67Tt6q5uqH889AcUvizaQWxtfULuH9wC+SA= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=MLsnjIcx6O7hBUqO+ly4gJ/BT4WlJTFqju/5sXIimIg=; b=BXPKKN4GMhFMdwoczYsd8MSxRmpzScLvQfqYHn/NH4vBJdV/6vVx3RdTZdMnKUSZFj s7d08MxiT+SIW6krhsGjSZx9tKfABwUGpl8GjwuruO5eJyd4LlpdV8kdK/4l2Klbegqk MiSDjc5euE3dd0IT2V6Ft2lBT1qfXtLpjSRBrYYRRKNZFmzV5m61Unp7r5kYrLQIzMpI xNkGbx7d4PViy3obSjjYR/rp2HY3NV/kN5s/CKJ5XAx9BBtr2JZkKyS7K/RWn+Y9SYf1 58AYLdSBH/a4KUdslddOt296ug1T8eZ6u4/BwKISYSz0ge0299sY/BOIzOrVskB9aoeR SuYQ== X-Gm-Message-State: AOAM530denhCjQECbxOJvot74fAxrIexlpYEMvNK578krMDxrKKZ/MjY G6POFIqv/y4J7qz3hskEATincA== X-Google-Smtp-Source: ABdhPJxSjatle00lO8xbMWFh3tR143iGH9zfFmSLzFijKNfxg6ikjSpg1obUHnDL0D8z4jadb44Zfg== X-Received: by 2002:a17:90a:ce0c:: with SMTP id f12mr3828042pju.19.1595930619871; Tue, 28 Jul 2020 03:03:39 -0700 (PDT) Received: from shiro.work (p532183-ipngn200506sizuokaden.shizuoka.ocn.ne.jp. [153.199.2.183]) by smtp.googlemail.com with ESMTPSA id u66sm17779018pfb.191.2020.07.28.03.03.37 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 28 Jul 2020 03:03:39 -0700 (PDT) From: Daniel Palmer List-Id: To: soc@kernel.org Cc: devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, arnd@arndb.de, robh@kernel.org, Daniel Palmer Subject: [PATCH v2 3/9] ARM: mstar: Add IMI SRAM region Date: Tue, 28 Jul 2020 19:03:15 +0900 Message-Id: <20200728100321.1691745-4-daniel@0x0f.com> X-Mailer: git-send-email 2.27.0 In-Reply-To: <20200728100321.1691745-1-daniel@0x0f.com> References: <20200728100321.1691745-1-daniel@0x0f.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Sender: devicetree-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org All MStar v7 SoCs have an internal SRAM region that is between 64KB (infinity2m) and 128KB(infinity3, mercury5). The region is always at the same base address and is used for the second stage loader (MStar IPL or u-boot SPL) and will be used for the DDR self-refresh entry code within the kernel eventually. This patch adds a 128KB region to the SoC and the minimum 64KB SRAM region to the base dtsi. Families with more SRAM will override the size in their family level dtsi. Signed-off-by: Daniel Palmer --- arch/arm/boot/dts/mstar-v7.dtsi | 8 +++++++- 1 file changed, 7 insertions(+), 1 deletion(-) diff --git a/arch/arm/boot/dts/mstar-v7.dtsi b/arch/arm/boot/dts/mstar-v7.dtsi index 3b99bb435bb5..1941f88a69a5 100644 --- a/arch/arm/boot/dts/mstar-v7.dtsi +++ b/arch/arm/boot/dts/mstar-v7.dtsi @@ -45,7 +45,8 @@ soc: soc { #address-cells = <1>; #size-cells = <1>; ranges = <0x16001000 0x16001000 0x00007000>, - <0x1f000000 0x1f000000 0x00400000>; + <0x1f000000 0x1f000000 0x00400000>, + <0xa0000000 0xa0000000 0x20000>; gic: interrupt-controller@16001000 { compatible = "arm,cortex-a7-gic"; @@ -79,5 +80,10 @@ pm_uart: uart@221000 { status = "disabled"; }; }; + + imi: sram@a0000000 { + compatible = "mmio-sram"; + reg = <0xa0000000 0x10000>; + }; }; }; -- 2.27.0