From: Daniel Palmer <daniel@0x0f.com>
To: soc@kernel.org
Cc: linux-kernel@vger.kernel.org, devicetree@vger.kernel.org,
linux@armlinux.org.uk, w@1wt.eu, Daniel Palmer <daniel@0x0f.com>
Subject: [RFC PATCH 0/3] ARM: mstar: msc313 intc driver
Date: Thu, 30 Jul 2020 22:00:41 +0900 [thread overview]
Message-ID: <20200730130044.2037509-1-daniel@0x0f.com> (raw)
This is the first driver for the MStar/SigmaStar chips.
All of the chips so far have two instances of this
controller.
One instance controls what are called "IRQ" interrupts
by the vendor code I have seen.
The other instance controls what are called "FIQ" interrupts
by the vendor code. Presumably because they can be FIQ
interrupts. Right now the FIQ bypass is disabled in the
GIC so they operate just the same as the IRQ interrupts.
The register layouts are the same for both. The FIQ one
needs to have the status bit cleared on EOI.
RFC because this is my first interrupt controller driver
and I expect to have made a bunch of mistakes.
Daniel Palmer (3):
dt: bindings: interrupt-controller: Add binding description for
msc313-intc
ARM: mstar: msc313-intc interrupt controller driver
ARM: mstar: Add interrupt controller to base dtsi
.../mstar,msc313-intc.yaml | 79 +++++++
MAINTAINERS | 2 +
arch/arm/boot/dts/mstar-v7.dtsi | 20 ++
drivers/irqchip/Makefile | 1 +
drivers/irqchip/irq-msc313-intc.c | 222 ++++++++++++++++++
5 files changed, 324 insertions(+)
create mode 100644 Documentation/devicetree/bindings/interrupt-controller/mstar,msc313-intc.yaml
create mode 100644 drivers/irqchip/irq-msc313-intc.c
--
2.27.0
next reply other threads:[~2020-07-30 13:02 UTC|newest]
Thread overview: 7+ messages / expand[flat|nested] mbox.gz Atom feed top
2020-07-30 13:00 Daniel Palmer [this message]
2020-07-30 13:00 ` [RFC PATCH 1/3] dt: bindings: interrupt-controller: Add binding description for msc313-intc Daniel Palmer
2020-07-31 18:21 ` Rob Herring
2020-07-31 18:23 ` Rob Herring
2020-07-30 13:00 ` [RFC PATCH 2/3] ARM: mstar: msc313-intc interrupt controller driver Daniel Palmer
2020-08-21 18:46 ` Olof Johansson
2020-07-30 13:00 ` [RFC PATCH 3/3] ARM: mstar: Add interrupt controller to base dtsi Daniel Palmer
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20200730130044.2037509-1-daniel@0x0f.com \
--to=daniel@0x0f.com \
--cc=devicetree@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux@armlinux.org.uk \
--cc=soc@kernel.org \
--cc=w@1wt.eu \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).