From: Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org>
To: Gokul Sriram Palanisamy <gokulsri@codeaurora.org>
Cc: agross@kernel.org, bjorn.andersson@linaro.org,
robh+dt@kernel.org, sboyd@codeaurora.org,
linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org,
linux-kernel@vger.kernel.org, sricharan@codeaurora.org
Subject: Re: [PATCH v2 3/3] arm64: dts: Enabled MHI device over PCIe
Date: Thu, 6 Aug 2020 15:56:23 +0530 [thread overview]
Message-ID: <20200806102623.GB2406@Mani-XPS-13-9360> (raw)
In-Reply-To: <1596706332-12957-4-git-send-email-gokulsri@codeaurora.org>
On Thu, Aug 06, 2020 at 03:02:12PM +0530, Gokul Sriram Palanisamy wrote:
> Enabled MHI device support over PCIe and added memory
> reservation required for MHI enabled QCN9000 PCIe card.
>
There is no DT support exist for MHI as of now, so this is not going to work.
Thanks,
Mani
> Signed-off-by: Gokul Sriram Palanisamy <gokulsri@codeaurora.org>
> ---
> arch/arm64/boot/dts/qcom/ipq8074-hk10.dtsi | 58 ++++++++++++++++++++++++++++++
> arch/arm64/boot/dts/qcom/ipq8074.dtsi | 8 +++++
> 2 files changed, 66 insertions(+)
>
> diff --git a/arch/arm64/boot/dts/qcom/ipq8074-hk10.dtsi b/arch/arm64/boot/dts/qcom/ipq8074-hk10.dtsi
> index 0827055..d201a7b 100644
> --- a/arch/arm64/boot/dts/qcom/ipq8074-hk10.dtsi
> +++ b/arch/arm64/boot/dts/qcom/ipq8074-hk10.dtsi
> @@ -24,6 +24,22 @@
> device_type = "memory";
> reg = <0x0 0x40000000 0x0 0x20000000>;
> };
> +
> + reserved-memory {
> + #address-cells = <2>;
> + #size-cells = <2>;
> + ranges;
> +
> + qcn9000_pcie0: memory@50f00000 {
> + no-map;
> + reg = <0x0 0x50f00000 0x0 0x03700000>;
> + };
> +
> + qcn9000_pcie1: memory@54600000 {
> + no-map;
> + reg = <0x0 0x54600000 0x0 0x03700000>;
> + };
> + };
> };
>
> &blsp1_spi1 {
> @@ -74,3 +90,45 @@
> nand-bus-width = <8>;
> };
> };
> +
> +&pcie0_rp {
> + status = "ok";
> +
> + mhi_0: qcom,mhi@0 {
> + reg = <0 0 0 0 0 >;
> + qrtr_instance_id = <0x20>;
> + #address-cells = <0x2>;
> + #size-cells = <0x2>;
> +
> + base-addr = <0x50f00000>;
> + qcom,caldb-addr = <0x53E00000>;
> + qrtr_node_id = <0x27>;
> + mhi,max-channels = <30>;
> + mhi,timeout = <10000>;
> +
> + pcie0_mhi: pcie0_mhi {
> + status = "ok";
> + };
> + };
> +};
> +
> +&pcie1_rp {
> + status = "ok";
> +
> + mhi_1: qcom,mhi@1 {
> + reg = <0 0 0 0 0 >;
> + qrtr_instance_id = <0x21>;
> + #address-cells = <0x2>;
> + #size-cells = <0x2>;
> +
> + base-addr = <0x54600000>;
> + qcom,caldb-addr = <0x57500000>;
> + qrtr_node_id = <0x28>;
> + mhi,max-channels = <30>;
> + mhi,timeout = <10000>;
> +
> + pcie1_mhi: pcie1_mhi {
> + status = "ok";
> + };
> + };
> +};
> diff --git a/arch/arm64/boot/dts/qcom/ipq8074.dtsi b/arch/arm64/boot/dts/qcom/ipq8074.dtsi
> index b651345..eef47c1 100644
> --- a/arch/arm64/boot/dts/qcom/ipq8074.dtsi
> +++ b/arch/arm64/boot/dts/qcom/ipq8074.dtsi
> @@ -709,6 +709,10 @@
> "ahb",
> "axi_m_sticky";
> status = "disabled";
> +
> + pcie1_rp: pcie1_rp {
> + reg = <0 0 0 0 0>;
> + };
> };
>
> pcie0: pci@20000000 {
> @@ -779,6 +783,10 @@
> "axi_m_sticky",
> "axi_s_sticky";
> status = "disabled";
> +
> + pcie0_rp: pcie0_rp {
> + reg = <0 0 0 0 0>;
> + };
> };
>
> tcsr_q6: syscon@1945000 {
> --
> 2.7.4
>
next prev parent reply other threads:[~2020-08-06 11:17 UTC|newest]
Thread overview: 7+ messages / expand[flat|nested] mbox.gz Atom feed top
2020-08-06 9:32 [PATCH v2 0/3] Add board support for HK10 board variants Gokul Sriram Palanisamy
2020-08-06 9:32 ` [PATCH v2 1/3] dt-bindings: qcom: Add ipq8074 bindings Gokul Sriram Palanisamy
2020-08-12 20:07 ` Rob Herring
2020-08-06 9:32 ` [PATCH v2 2/3] arm64: dts: Add board support for HK10 Gokul Sriram Palanisamy
2020-08-06 9:32 ` [PATCH v2 3/3] arm64: dts: Enabled MHI device over PCIe Gokul Sriram Palanisamy
2020-08-06 10:26 ` Manivannan Sadhasivam [this message]
2020-09-30 11:04 ` gokulsri
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20200806102623.GB2406@Mani-XPS-13-9360 \
--to=manivannan.sadhasivam@linaro.org \
--cc=agross@kernel.org \
--cc=bjorn.andersson@linaro.org \
--cc=devicetree@vger.kernel.org \
--cc=gokulsri@codeaurora.org \
--cc=linux-arm-msm@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=robh+dt@kernel.org \
--cc=sboyd@codeaurora.org \
--cc=sricharan@codeaurora.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).