From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-12.8 required=3.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_PATCH,MAILING_LIST_MULTI, SIGNED_OFF_BY,SPF_HELO_NONE,SPF_PASS,URIBL_BLOCKED,USER_AGENT_GIT autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id ECB98C388F9 for ; Mon, 26 Oct 2020 18:27:27 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by mail.kernel.org (Postfix) with ESMTP id 9310A20756 for ; Mon, 26 Oct 2020 18:27:27 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (2048-bit key) header.d=sartura-hr.20150623.gappssmtp.com header.i=@sartura-hr.20150623.gappssmtp.com header.b="FZ3DwzZm" Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1789732AbgJZS11 (ORCPT ); Mon, 26 Oct 2020 14:27:27 -0400 Received: from mail-ej1-f65.google.com ([209.85.218.65]:42797 "EHLO mail-ej1-f65.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1789731AbgJZS10 (ORCPT ); Mon, 26 Oct 2020 14:27:26 -0400 Received: by mail-ej1-f65.google.com with SMTP id h24so15061454ejg.9 for ; Mon, 26 Oct 2020 11:27:24 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=sartura-hr.20150623.gappssmtp.com; s=20150623; h=from:to:cc:subject:date:message-id:mime-version :content-transfer-encoding; bh=bz0Owh/wWGu41KOTfgBmUK5ctV7KvWYmC5TFPytTBGY=; b=FZ3DwzZmH0Gcm+JIwPKrvEibaxZDG9vk4FpOk3qUo3xs88fbk7CUxN+xUBjpwP4eBp neY8xFwb1CR0qZxjMykc9C/R2/9U1MYB2Irs49cTHa4FWeZQjNKMs+BgecYQo4oz4a+E Cgqm5SJuENU5WL+W97hZScpnq8eeRNFo2R8vB8e0gFWCRScEGBEqXV3zMfyNn0rSNHBP XNfJ+6tZen+/SsaGvTUMsUbhEWBpa8whe5dp7I1c3dTZbbtPpuWe0OpMRT0rL9A3Ek9s x6YZpzO63ricDOIatA9rU6rYhznaSUg8LD7JQd+a4F6TDiDeRFAaTJsPgCaP8uKJrGjd N6Cw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:mime-version :content-transfer-encoding; bh=bz0Owh/wWGu41KOTfgBmUK5ctV7KvWYmC5TFPytTBGY=; b=eZ3MYYAHQvCV+3IAcnagisXGF9QTZWLbW3LCqn+ku575GmbNH4GlPMSfdQ1z8Wxt2b UL9L2VyzfWJG5lHH7q6dvhtUu1wzGTNlnvrIrm4/W4T2F+Uoy1+vjtzlbLlogWT5FW+U KyaxHhCDV1iPCe5WU4Oa1KwUKS98dSx5Mkj2CK/ujZCchPZuVyApWCh9czP9PoXCV9Ln bj3ujpunEI2HKbhub6IuwgdfYESF/ngT3fUpAgMRFQxNPO0LPJdBsivOMWFilnmjO25D zFu5EJv6LttII/9aLyZB1MY4Tk0Zrh0QbooYo/Uw0FRZ6n1K7hm5bV554mTpAFLoI3fB ajcA== X-Gm-Message-State: AOAM532xs4vu+scZ3mXx0ysvf4ym3zGfEhTBpC/zIKgGo/uv0xAE8NC4 Uh3XrJ4Ai+vs4qjNdK722qPfWl0cfAP1N/5joUTd8Eoz5WD22UIfh/t6wz7/BQyurmKa/NIsyD/ DqeqE4KIE6hR953mrh1p/E4hFFPsDsmmCjiF/dnzwQZY2o0MznNuYfdLt5zOWuU6HL34yw1Or4H se3qI= X-Google-Smtp-Source: ABdhPJz1LGdpvsqNqdhbON5jmzMuEu7hWj47RfiNTXViFCFa8n1z+tE4NGkSniuousxHPRXsZ3ICJg== X-Received: by 2002:a17:906:1158:: with SMTP id i24mr16438526eja.304.1603736843453; Mon, 26 Oct 2020 11:27:23 -0700 (PDT) Received: from localhost.localdomain (cm-2252.cable.globalnet.hr. [213.149.62.253]) by smtp.gmail.com with ESMTPSA id i8sm6331781ejg.84.2020.10.26.11.27.21 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 26 Oct 2020 11:27:22 -0700 (PDT) From: Vladimir Vid To: devicetree@vger.kernel.org Cc: pali@kernel.org, a.heider@gmail.com, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, tmn505@gmail.com, sebastian.hesselbarth@gmail.com, gregory.clement@bootlin.com, andrew@lunn.ch, jason@lakedaemon.net, robh+dt@kernel.org, Vladimir Vid Subject: [PATCH v5] arm64: dts: marvell: add DT for ESPRESSObin-Ultra Date: Mon, 26 Oct 2020 19:44:42 +0100 Message-Id: <20201026184441.96395-1-vladimir.vid@sartura.hr> X-Mailer: git-send-email 2.27.0 MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org This adds support for ESPRESSObin-Ultra from Globalscale. Specifications are similar to the base ESPRESSObin board, with main difference being being WAN port with PoE capability and 2 additional ethernet ports. Full specifications: 1x Marvell 64 bit Dual Core ARM A53 Armada 3700 SOC clocked up to 1.2Ghz 1x Topaz 6341 Networking Switch 1GB DDR4 8GB eMMC 1x WAN with 30W POE 4x Gb LAN 1x RTC Clock and battery 1x DC Jack 1x USB 3.0 Type A 1x USB 2.0 Type A 1x SIM NanoSIM card Slot 1x Power Button 4x LED 1x Reset button 1x microUSB for UART 1x M.2 2280 slot for memory 1x 2x2 802.11ac Wi-Fi 1x MiniPCIE slot for Wi-Fi (PCIe interface) Signed-off-by: Vladimir Vid --- v5 changes: - update ethernet-phy@1 to match reg value --- arch/arm64/boot/dts/marvell/Makefile | 1 + .../marvell/armada-3720-espressobin-ultra.dts | 165 ++++++++++++++++++ 2 files changed, 166 insertions(+) create mode 100644 arch/arm64/boot/dts/marvell/armada-3720-espressobin-ultra.dts diff --git a/arch/arm64/boot/dts/marvell/Makefile b/arch/arm64/boot/dts/marvell/Makefile index 3e5f2e7a040c..094f451fdd1d 100644 --- a/arch/arm64/boot/dts/marvell/Makefile +++ b/arch/arm64/boot/dts/marvell/Makefile @@ -3,6 +3,7 @@ dtb-$(CONFIG_ARCH_MVEBU) += armada-3720-db.dtb dtb-$(CONFIG_ARCH_MVEBU) += armada-3720-espressobin.dtb dtb-$(CONFIG_ARCH_MVEBU) += armada-3720-espressobin-emmc.dtb +dtb-$(CONFIG_ARCH_MVEBU) += armada-3720-espressobin-ultra.dtb dtb-$(CONFIG_ARCH_MVEBU) += armada-3720-espressobin-v7.dtb dtb-$(CONFIG_ARCH_MVEBU) += armada-3720-espressobin-v7-emmc.dtb dtb-$(CONFIG_ARCH_MVEBU) += armada-3720-turris-mox.dtb diff --git a/arch/arm64/boot/dts/marvell/armada-3720-espressobin-ultra.dts b/arch/arm64/boot/dts/marvell/armada-3720-espressobin-ultra.dts new file mode 100644 index 000000000000..c5eb3604dd5b --- /dev/null +++ b/arch/arm64/boot/dts/marvell/armada-3720-espressobin-ultra.dts @@ -0,0 +1,165 @@ +// SPDX-License-Identifier: (GPL-2.0+ OR MIT) +/* + * Device Tree file for ESPRESSObin-Ultra board. + * Copyright (C) 2019 Globalscale technologies, Inc. + * + * Jason Hung + */ + +/dts-v1/; + +#include "armada-3720-espressobin.dtsi" + +/ { + model = "Globalscale Marvell ESPRESSOBin Ultra Board"; + compatible = "globalscale,espressobin-ultra", "marvell,armada3720", + "marvell,armada3710"; + + aliases { + /* ethernet1 is WAN port */ + ethernet1 = &switch0port5; + ethernet2 = &switch0port1; + ethernet3 = &switch0port2; + ethernet4 = &switch0port3; + ethernet5 = &switch0port4; + }; + + reg_usb3_vbus: usb3-vbus { + compatible = "regulator-fixed"; + regulator-name = "usb3-vbus"; + regulator-min-microvolt = <5000000>; + regulator-max-microvolt = <5000000>; + enable-active-high; + gpio = <&gpionb 19 GPIO_ACTIVE_HIGH>; + }; + + usb3_phy: usb3-phy { + compatible = "usb-nop-xceiv"; + vcc-supply = <®_usb3_vbus>; + }; + + gpio-leds { + pinctrl-names = "default"; + compatible = "gpio-leds"; + /* No assigned functions to the LEDs by default */ + led1 { + label = "ebin-ultra:blue:led1"; + gpios = <&gpionb 11 GPIO_ACTIVE_LOW>; + }; + led2 { + label = "ebin-ultra:green:led2"; + gpios = <&gpionb 12 GPIO_ACTIVE_LOW>; + }; + led3 { + label = "ebin-ultra:red:led3"; + gpios = <&gpionb 13 GPIO_ACTIVE_LOW>; + }; + led4 { + label = "ebin-ultra:yellow:led4"; + gpios = <&gpionb 14 GPIO_ACTIVE_LOW>; + }; + }; +}; + +&sdhci0 { + status = "okay"; +}; + +&sdhci1 { + status = "disabled"; +}; + +&spi0 { + flash@0 { + spi-max-frequency = <108000000>; + spi-rx-bus-width = <4>; + spi-tx-bus-width = <4>; + + partitions { + compatible = "fixed-partitions"; + #address-cells = <1>; + #size-cells = <1>; + + partition@0 { + label = "firmware"; + reg = <0x0 0x3e0000>; + }; + partition@3e0000 { + label = "hw-info"; + reg = <0x3e0000 0x10000>; + read-only; + }; + partition@3f0000 { + label = "u-boot-env"; + reg = <0x3f0000 0x10000>; + }; + }; + }; +}; + +&i2c0 { + status = "okay"; + pinctrl-names = "default"; + pinctrl-0 = <&i2c1_pins>; + + clock-frequency = <100000>; + + rtc@51 { + compatible = "nxp,pcf8563"; + reg = <0x51>; + }; +}; + +&usb3 { + usb-phy = <&usb3_phy>; + status = "disabled"; +}; + +&mdio { + extphy: ethernet-phy@1 { + reg = <1>; + }; +}; + +&switch0 { + reg = <3>; + + ports { + switch0port1: port@1 { + reg = <1>; + label = "lan0"; + phy-handle = <&switch0phy0>; + }; + + switch0port2: port@2 { + reg = <2>; + label = "lan1"; + phy-handle = <&switch0phy1>; + }; + + switch0port3: port@3 { + reg = <3>; + label = "lan2"; + phy-handle = <&switch0phy2>; + }; + + switch0port4: port@4 { + reg = <4>; + label = "lan3"; + phy-handle = <&switch0phy3>; + }; + + switch0port5: port@5 { + reg = <5>; + label = "wan"; + phy-handle = <&extphy>; + phy-mode = "sgmii"; + }; + }; + + mdio { + switch0phy3: switch0phy3@14 { + reg = <0x14>; + }; + }; +}; -- 2.27.0