From: Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org>
To: Cristian Ciocaltea <cristian.ciocaltea@gmail.com>
Cc: "Andreas Färber" <afaerber@suse.de>,
"Rob Herring" <robh+dt@kernel.org>,
"Vinod Koul" <vkoul@kernel.org>,
"Dan Williams" <dan.j.williams@intel.com>,
devicetree@vger.kernel.org, dmaengine@vger.kernel.org,
linux-arm-kernel@lists.infradead.org,
linux-actions@lists.infradead.org, linux-kernel@vger.kernel.org
Subject: Re: [PATCH v2 06/18] arm: dts: owl-s500: Add DMA controller
Date: Sat, 28 Nov 2020 13:01:34 +0530 [thread overview]
Message-ID: <20201128073134.GV3077@thinkpad> (raw)
In-Reply-To: <543eadc1e3005ecdca780266ef148518b5091377.1605823502.git.cristian.ciocaltea@gmail.com>
On Fri, Nov 20, 2020 at 01:56:00AM +0200, Cristian Ciocaltea wrote:
> Add DMA controller node for Actions Semi S500 SoC.
>
> Signed-off-by: Cristian Ciocaltea <cristian.ciocaltea@gmail.com>
Reviewed-by: Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org>
Thanks,
Mani
> ---
> arch/arm/boot/dts/owl-s500.dtsi | 14 ++++++++++++++
> 1 file changed, 14 insertions(+)
>
> diff --git a/arch/arm/boot/dts/owl-s500.dtsi b/arch/arm/boot/dts/owl-s500.dtsi
> index a57ce7d6d745..449e9807c4ec 100644
> --- a/arch/arm/boot/dts/owl-s500.dtsi
> +++ b/arch/arm/boot/dts/owl-s500.dtsi
> @@ -207,5 +207,19 @@ sps: power-controller@b01b0100 {
> reg = <0xb01b0100 0x100>;
> #power-domain-cells = <1>;
> };
> +
> + dma: dma-controller@b0260000 {
> + compatible = "actions,s500-dma";
> + reg = <0xb0260000 0xd00>;
> + interrupts = <GIC_SPI 57 IRQ_TYPE_LEVEL_HIGH>,
> + <GIC_SPI 58 IRQ_TYPE_LEVEL_HIGH>,
> + <GIC_SPI 59 IRQ_TYPE_LEVEL_HIGH>,
> + <GIC_SPI 60 IRQ_TYPE_LEVEL_HIGH>;
> + #dma-cells = <1>;
> + dma-channels = <12>;
> + dma-requests = <46>;
> + clocks = <&cmu CLK_DMAC>;
> + power-domains = <&sps S500_PD_DMA>;
> + };
> };
> };
> --
> 2.29.2
>
next prev parent reply other threads:[~2020-11-28 22:20 UTC|newest]
Thread overview: 47+ messages / expand[flat|nested] mbox.gz Atom feed top
2020-11-19 23:55 [PATCH v2 00/18] Add CMU/RMU/DMA/MMC/I2C support for Actions Semi S500 SoCs Cristian Ciocaltea
2020-11-19 23:55 ` [PATCH v2 01/18] arm: dts: owl-s500: Add Clock Management Unit Cristian Ciocaltea
2020-11-28 7:22 ` Manivannan Sadhasivam
2020-11-29 17:55 ` Cristian Ciocaltea
2020-11-19 23:55 ` [PATCH v2 02/18] arm: dts: owl-s500: Set CMU clocks for UARTs Cristian Ciocaltea
2020-11-28 7:25 ` Manivannan Sadhasivam
2020-11-29 18:09 ` Cristian Ciocaltea
2020-11-19 23:55 ` [PATCH v2 03/18] arm: dts: owl-s500: Add Reset controller Cristian Ciocaltea
2020-11-28 7:25 ` Manivannan Sadhasivam
2020-11-19 23:55 ` [PATCH v2 04/18] dt-bindings: dma: owl: Add compatible string for Actions Semi S500 SoC Cristian Ciocaltea
2020-11-28 7:29 ` Manivannan Sadhasivam
2020-11-28 7:29 ` Manivannan Sadhasivam
2020-11-29 18:15 ` Cristian Ciocaltea
2020-12-07 22:11 ` Rob Herring
2020-12-07 22:56 ` Cristian Ciocaltea
2020-11-19 23:56 ` [PATCH v2 06/18] arm: dts: owl-s500: Add DMA controller Cristian Ciocaltea
2020-11-28 7:31 ` Manivannan Sadhasivam [this message]
2020-11-19 23:56 ` [PATCH v2 07/18] arm: dts: owl-s500: Add pinctrl & GPIO support Cristian Ciocaltea
2020-11-28 7:32 ` Manivannan Sadhasivam
2020-11-19 23:56 ` [PATCH v2 08/18] dt-bindings: mmc: owl: Add compatible string for Actions Semi S500 SoC Cristian Ciocaltea
2020-11-24 14:25 ` Ulf Hansson
2020-11-19 23:56 ` [PATCH v2 09/18] arm: dts: owl-s500: Add MMC support Cristian Ciocaltea
2020-11-24 14:25 ` Ulf Hansson
2020-11-24 14:53 ` Cristian Ciocaltea
2020-11-28 7:33 ` Manivannan Sadhasivam
2020-11-19 23:56 ` [PATCH v2 10/18] dt-bindings: i2c: owl: Convert Actions Semi Owl binding to a schema Cristian Ciocaltea
2020-12-07 22:12 ` Rob Herring
2020-12-07 22:58 ` Cristian Ciocaltea
2020-12-09 20:22 ` Wolfram Sang
2020-11-19 23:56 ` [PATCH v2 13/18] arm: dts: owl-s500: Add I2C support Cristian Ciocaltea
2020-11-28 7:35 ` Manivannan Sadhasivam
2020-12-09 20:25 ` Wolfram Sang
2020-12-10 3:33 ` Manivannan Sadhasivam
2020-11-19 23:56 ` [PATCH v2 14/18] arm: dts: owl-s500: Add SIRQ controller Cristian Ciocaltea
2020-11-28 7:35 ` Manivannan Sadhasivam
2020-11-19 23:56 ` [PATCH v2 15/18] arm: dts: owl-s500-roseapplepi: Use UART clock from CMU Cristian Ciocaltea
2020-11-28 7:36 ` Manivannan Sadhasivam
2020-11-29 18:26 ` Cristian Ciocaltea
2020-11-19 23:56 ` [PATCH v2 16/18] arm: dts: owl-s500-roseapplepi: Add uSD support Cristian Ciocaltea
2020-11-28 7:38 ` Manivannan Sadhasivam
2020-11-29 18:35 ` Cristian Ciocaltea
2020-12-05 6:01 ` Manivannan Sadhasivam
2020-11-19 23:56 ` [PATCH v2 17/18] arm: dts: owl-s500-roseapplepi: Add I2C pinctrl configuration Cristian Ciocaltea
2020-11-28 7:41 ` Manivannan Sadhasivam
2020-11-29 19:35 ` Cristian Ciocaltea
2020-12-05 6:11 ` [PATCH v2 00/18] Add CMU/RMU/DMA/MMC/I2C support for Actions Semi S500 SoCs Manivannan Sadhasivam
2020-12-05 16:29 ` Cristian Ciocaltea
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20201128073134.GV3077@thinkpad \
--to=manivannan.sadhasivam@linaro.org \
--cc=afaerber@suse.de \
--cc=cristian.ciocaltea@gmail.com \
--cc=dan.j.williams@intel.com \
--cc=devicetree@vger.kernel.org \
--cc=dmaengine@vger.kernel.org \
--cc=linux-actions@lists.infradead.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-kernel@vger.kernel.org \
--cc=robh+dt@kernel.org \
--cc=vkoul@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).