From: Fabio Estevam <festevam@gmail.com>
To: shawnguo@kernel.org
Cc: robh+dt@kernel.org, krzysztof.kozlowski+dt@linaro.org,
conor+dt@kernel.org, linux-arm-kernel@lists.infradead.org,
devicetree@vger.kernel.org, tharvey@gateworks.com,
Fabio Estevam <festevam@denx.de>, Rob Herring <robh@kernel.org>
Subject: [PATCH] arm64: dts: imx8mm-venice-gw7: Adjust PCI Ethernet nodes
Date: Thu, 30 Nov 2023 19:52:42 -0300 [thread overview]
Message-ID: <20231130225242.988336-1-festevam@gmail.com> (raw)
From: Fabio Estevam <festevam@denx.de>
As per Rob Herring's feedback:
"The ethernet device should have a node name of
'ethernet'. The 'pcie' node name and 'device_type = "pci"' is for PCI
buses/bridges only."
Do it as suggested.
Fixes: d61c5068729a ("arm64: dts: imx8mm-venice-gw7: Fix pci sub-nodes")
Suggested-by: Rob Herring <robh@kernel.org>
Signed-off-by: Fabio Estevam <festevam@denx.de>
---
arch/arm64/boot/dts/freescale/imx8mm-venice-gw72xx.dtsi | 3 +--
arch/arm64/boot/dts/freescale/imx8mm-venice-gw73xx.dtsi | 3 +--
arch/arm64/boot/dts/freescale/imx8mm-venice-gw7902.dts | 3 +--
3 files changed, 3 insertions(+), 6 deletions(-)
diff --git a/arch/arm64/boot/dts/freescale/imx8mm-venice-gw72xx.dtsi b/arch/arm64/boot/dts/freescale/imx8mm-venice-gw72xx.dtsi
index a337e8f20441..3f3f2a2c89cd 100644
--- a/arch/arm64/boot/dts/freescale/imx8mm-venice-gw72xx.dtsi
+++ b/arch/arm64/boot/dts/freescale/imx8mm-venice-gw72xx.dtsi
@@ -178,9 +178,8 @@ pcie@3,0 {
#size-cells = <2>;
ranges;
- eth1: pcie@0,0 {
+ eth1: ethernet@0,0 {
reg = <0x0000 0 0 0 0>;
- device_type = "pci";
#address-cells = <3>;
#size-cells = <2>;
ranges;
diff --git a/arch/arm64/boot/dts/freescale/imx8mm-venice-gw73xx.dtsi b/arch/arm64/boot/dts/freescale/imx8mm-venice-gw73xx.dtsi
index 2247d1c4e2af..06fed9376996 100644
--- a/arch/arm64/boot/dts/freescale/imx8mm-venice-gw73xx.dtsi
+++ b/arch/arm64/boot/dts/freescale/imx8mm-venice-gw73xx.dtsi
@@ -198,9 +198,8 @@ pcie@4,0 {
#size-cells = <2>;
ranges;
- eth1: pcie@0,0 {
+ eth1: ethernet@0,0 {
reg = <0x0000 0 0 0 0>;
- device_type = "pci";
#address-cells = <3>;
#size-cells = <2>;
ranges;
diff --git a/arch/arm64/boot/dts/freescale/imx8mm-venice-gw7902.dts b/arch/arm64/boot/dts/freescale/imx8mm-venice-gw7902.dts
index 7ef17c2b0e9d..c11260c26d0b 100644
--- a/arch/arm64/boot/dts/freescale/imx8mm-venice-gw7902.dts
+++ b/arch/arm64/boot/dts/freescale/imx8mm-venice-gw7902.dts
@@ -640,9 +640,8 @@ pcie@0,0 {
#size-cells = <2>;
ranges;
- eth1: pcie@0,0 {
+ eth1: ethernet@0,0 {
reg = <0x0000 0 0 0 0>;
- device_type = "pci";
#address-cells = <3>;
#size-cells = <2>;
ranges;
--
2.34.1
next reply other threads:[~2023-11-30 22:52 UTC|newest]
Thread overview: 2+ messages / expand[flat|nested] mbox.gz Atom feed top
2023-11-30 22:52 Fabio Estevam [this message]
2023-12-06 3:07 ` [PATCH] arm64: dts: imx8mm-venice-gw7: Adjust PCI Ethernet nodes Shawn Guo
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20231130225242.988336-1-festevam@gmail.com \
--to=festevam@gmail.com \
--cc=conor+dt@kernel.org \
--cc=devicetree@vger.kernel.org \
--cc=festevam@denx.de \
--cc=krzysztof.kozlowski+dt@linaro.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=robh+dt@kernel.org \
--cc=robh@kernel.org \
--cc=shawnguo@kernel.org \
--cc=tharvey@gateworks.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).