From: Kishon Vijay Abraham I <kishon@ti.com>
To: Aswath Govindraju <a-govindraju@ti.com>
Cc: Nishanth Menon <nm@ti.com>, Vignesh Raghavendra <vigneshr@ti.com>,
Tero Kristo <kristo@kernel.org>, Rob Herring <robh+dt@kernel.org>,
<linux-arm-kernel@lists.infradead.org>,
<devicetree@vger.kernel.org>, <linux-kernel@vger.kernel.org>
Subject: Re: [PATCH 3/5] arm64: dts: ti: Add initial support for J721S2 SoC
Date: Fri, 3 Dec 2021 12:43:17 +0530 [thread overview]
Message-ID: <22180fe2-2b59-9558-4e5b-dc97bcf09c96@ti.com> (raw)
In-Reply-To: <20211119133052.17793-4-a-govindraju@ti.com>
Hi Aswath,
On 19/11/21 7:00 pm, Aswath Govindraju wrote:
> The J721S2 SoC belongs to the K3 Multicore SoC architecture platform,
> providing advanced system integration in automotive ADAS applications and
> industrial applications requiring AI at the network edge. This SoC extends
> the Jacinto 7 family of SoCs with focus on lowering system costs and power
> while providing interfaces, memory architecture and compute performance for
> single and multi-sensor applications.
>
> Some highlights of this SoC are:
>
> * Dual Cortex-A72s in a single cluster, three clusters of lockstep capable
> dual Cortex-R5F MCUs, Deep-learning Matrix Multiply Accelerator(MMA), C7x
> floating point Vector DSP.
> * 3D GPU: Automotive grade IMG BXS-4-64
> * Vision Processing Accelerator (VPAC) with image signal processor and
> Depth and Motion Processing Accelerator (DMPAC)
> * Two CSI2.0 4L RX plus one eDP/DP, two DSI Tx, and one DPI interface.
> * Two Ethernet ports with RGMII support.
> * Single 4 lane PCIe-GEN3 controllers, USB3.0 Dual-role device subsystems,
> * Up to 20 MCANs, 5 McASP, eMMC and SD, OSPI/HyperBus memory controller,
> QSPI, I3C and I2C, eCAP/eQEP, eHRPWM, MLB among other peripherals.
> * Hardware accelerator blocks containing AES/DES/SHA/MD5 called SA2UL
> management.
> * Chips and Media Wave521CL H.264/H.265 encode/decode engine
>
> See J721S2 Technical Reference Manual (SPRUJ28 – NOVEMBER 2021)
> for further details: http://www.ti.com/lit/pdf/spruj28
>
> Introduce basic support for the J721S2 SoC.
>
> Signed-off-by: Aswath Govindraju <a-govindraju@ti.com>
> Signed-off-by: Vignesh Raghavendra <vigneshr@ti.com>
> Signed-off-by: Nishanth Menon <nm@ti.com>
> ---
> arch/arm64/boot/dts/ti/k3-j721s2-main.dtsi | 941 ++++++++++++++++++
> .../boot/dts/ti/k3-j721s2-mcu-wakeup.dtsi | 302 ++++++
> arch/arm64/boot/dts/ti/k3-j721s2.dtsi | 189 ++++
> 3 files changed, 1432 insertions(+)
> create mode 100644 arch/arm64/boot/dts/ti/k3-j721s2-main.dtsi
> create mode 100644 arch/arm64/boot/dts/ti/k3-j721s2-mcu-wakeup.dtsi
> create mode 100644 arch/arm64/boot/dts/ti/k3-j721s2.dtsi
>
> diff --git a/arch/arm64/boot/dts/ti/k3-j721s2-main.dtsi b/arch/arm64/boot/dts/ti/k3-j721s2-main.dtsi
> new file mode 100644
> index 000000000000..4fb629f1ec77
> --- /dev/null
> +++ b/arch/arm64/boot/dts/ti/k3-j721s2-main.dtsi
> @@ -0,0 +1,941 @@
> +// SPDX-License-Identifier: GPL-2.0
> +/*
> + * Device Tree Source for J721S2 SoC Family Main Domain peripherals
> + *
> + * Copyright (C) 2021 Texas Instruments Incorporated - https://www.ti.com/
> + */
> +
> +#include <dt-bindings/mux/mux.h>
> +#include <dt-bindings/phy/phy.h>
> +#include <dt-bindings/mux/ti-serdes.h>
I don't see this being used right now. Better to add it when it's actually used.
Thanks
Kishon
> +
> +&cbass_main {
> + msmc_ram: sram@70000000 {
> + compatible = "mmio-sram";
> + reg = <0x0 0x70000000 0x0 0x400000>;
> + #address-cells = <1>;
> + #size-cells = <1>;
> + ranges = <0x0 0x0 0x70000000 0x400000>;
> +
> + atf-sram@0 {
> + reg = <0x0 0x20000>;
> + };
> +
> + tifs-sram@1f0000 {
> + reg = <0x1f0000 0x10000>;
> + };
> +
> + l3cache-sram@200000 {
> + reg = <0x200000 0x200000>;
> + };
> + };
next prev parent reply other threads:[~2021-12-03 7:13 UTC|newest]
Thread overview: 9+ messages / expand[flat|nested] mbox.gz Atom feed top
2021-11-19 13:30 [PATCH 0/5] J721S2: Add initial support Aswath Govindraju
2021-11-19 13:30 ` [PATCH 1/5] dt-bindings: arm: ti: Add bindings for J721s2 SoC Aswath Govindraju
2021-11-30 0:10 ` Rob Herring
2021-11-19 13:30 ` [PATCH 2/5] dt-bindings: pinctrl: k3: Introduce pinmux definitions for J721S2 Aswath Govindraju
2021-11-30 0:11 ` Rob Herring
2021-11-19 13:30 ` [PATCH 3/5] arm64: dts: ti: Add initial support for J721S2 SoC Aswath Govindraju
2021-12-03 7:13 ` Kishon Vijay Abraham I [this message]
2021-11-19 13:30 ` [PATCH 4/5] arm64: dts: ti: Add initial support for J721S2 System on Module Aswath Govindraju
2021-11-19 13:30 ` [PATCH 5/5] arch: arm64: ti: Add support J721S2 Common Processor Board Aswath Govindraju
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=22180fe2-2b59-9558-4e5b-dc97bcf09c96@ti.com \
--to=kishon@ti.com \
--cc=a-govindraju@ti.com \
--cc=devicetree@vger.kernel.org \
--cc=kristo@kernel.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-kernel@vger.kernel.org \
--cc=nm@ti.com \
--cc=robh+dt@kernel.org \
--cc=vigneshr@ti.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).