From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-3.9 required=3.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS,MAILING_LIST_MULTI, SPF_HELO_NONE,SPF_PASS autolearn=no autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 1A22CC4741F for ; Sun, 1 Nov 2020 19:26:12 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by mail.kernel.org (Postfix) with ESMTP id CC83022254 for ; Sun, 1 Nov 2020 19:26:11 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (1024-bit key) header.d=walle.cc header.i=@walle.cc header.b="m8yASFD3" Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726848AbgKAT0J (ORCPT ); Sun, 1 Nov 2020 14:26:09 -0500 Received: from ssl.serverraum.org ([176.9.125.105]:55275 "EHLO ssl.serverraum.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726845AbgKAT0J (ORCPT ); Sun, 1 Nov 2020 14:26:09 -0500 X-Greylist: delayed 306 seconds by postgrey-1.27 at vger.kernel.org; Sun, 01 Nov 2020 14:26:08 EST Received: from ssl.serverraum.org (web.serverraum.org [172.16.0.2]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by ssl.serverraum.org (Postfix) with ESMTPSA id 4445622EDE; Sun, 1 Nov 2020 20:26:07 +0100 (CET) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=walle.cc; s=mail2016061301; t=1604258767; h=from:from:reply-to:subject:subject:date:date:message-id:message-id: to:to:cc:cc:mime-version:mime-version:content-type:content-type: content-transfer-encoding:content-transfer-encoding: in-reply-to:in-reply-to:references:references; bh=IwOicBjV46xtXtMgV/IJzP18ENIIoNPVjVzUDZtDg4Q=; b=m8yASFD3CWKKJk20mKVBVfBtgpKdycVQaCpsbNGWoHIyKD35XV0UYz6ymHuYZSK03QN9Bv 2AXY3KHblomexAZ5ETutFR21fuk8hdYleeivMCT4Sud5oM+s9JPo6eoRlPrMz8EfBux0To BDukJpIuZ5SDJRUSgZ9+Kr69RmGiaPE= MIME-Version: 1.0 Content-Type: text/plain; charset=US-ASCII; format=flowed Content-Transfer-Encoding: 7bit Date: Sun, 01 Nov 2020 20:26:07 +0100 From: Michael Walle To: linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org Cc: Michael Turquette , Stephen Boyd , Rob Herring , Shawn Guo , Li Yang Subject: Re: [PATCH 1/4] dt-bindings: clock: document the fsl-flexspi-clk driver In-Reply-To: <20201101192053.18644-1-michael@walle.cc> References: <20201101192053.18644-1-michael@walle.cc> User-Agent: Roundcube Webmail/1.4.9 Message-ID: <4011caa68fe04fcd41f44038bf6b6e5c@walle.cc> X-Sender: michael@walle.cc Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org Hi, Sorry, I've forgot the cover letter. Next version will have one. On Layerscape SoCs which feature the FlexSPI controller there is a single register which can control the divider value. The base frequency is the platform PLL. Right now the LS1028A and the LX2160A aren't able to switch the SCK frequency on the FlexSPI interface. Add a new clock driver which operate on said register. -michael