* [PATCH] ARM: dts: stm32: update sdmmc IP version for STM32MP157 SOC
@ 2020-10-20 14:04 Ahmad Fatoum
2020-10-22 15:59 ` Yann GAUTIER
2020-11-09 10:49 ` Alexandre Torgue
0 siblings, 2 replies; 3+ messages in thread
From: Ahmad Fatoum @ 2020-10-20 14:04 UTC (permalink / raw)
To: Rob Herring, Maxime Coquelin, Alexandre Torgue
Cc: kernel, Yann Gautier, Ahmad Fatoum, Ludovic Barre, devicetree,
linux-stm32, linux-arm-kernel, linux-kernel
From: Yann Gautier <yann.gautier@st.com>
Update the IP version to v2.0, which supports linked lists in internal DMA,
and is present in STM32MP1 SoCs.
The mmci driver supports the v2.0 periph id since 7a2a98be672b ("mmc: mmci:
Add support for sdmmc variant revision 2.0"), so it's now Ok to add it into
the SoC device tree to benefit from the improved DMA support.
Signed-off-by: Ludovic Barre <ludovic.barre@st.com>
Signed-off-by: Yann Gautier <yann.gautier@st.com>
[afa: cherry-picked from https://github.com/STMicroelectronics/linux/commit/31e2a6bc8]
[afa: extended commit message with reference to driver patch]
Signed-off-by: Ahmad Fatoum <a.fatoum@pengutronix.de>
---
Cc: Ludovic Barre <ludovic.barre@st.com>
---
arch/arm/boot/dts/stm32mp151.dtsi | 6 +++---
1 file changed, 3 insertions(+), 3 deletions(-)
diff --git a/arch/arm/boot/dts/stm32mp151.dtsi b/arch/arm/boot/dts/stm32mp151.dtsi
index bfe29023fbd5..b8d996d32dc0 100644
--- a/arch/arm/boot/dts/stm32mp151.dtsi
+++ b/arch/arm/boot/dts/stm32mp151.dtsi
@@ -1040,7 +1040,7 @@ adc2: adc@100 {
sdmmc3: sdmmc@48004000 {
compatible = "arm,pl18x", "arm,primecell";
- arm,primecell-periphid = <0x10153180>;
+ arm,primecell-periphid = <0x00253180>;
reg = <0x48004000 0x400>;
interrupts = <GIC_SPI 137 IRQ_TYPE_LEVEL_HIGH>;
interrupt-names = "cmd_irq";
@@ -1338,7 +1338,7 @@ qspi: spi@58003000 {
sdmmc1: sdmmc@58005000 {
compatible = "arm,pl18x", "arm,primecell";
- arm,primecell-periphid = <0x10153180>;
+ arm,primecell-periphid = <0x00253180>;
reg = <0x58005000 0x1000>;
interrupts = <GIC_SPI 49 IRQ_TYPE_LEVEL_HIGH>;
interrupt-names = "cmd_irq";
@@ -1353,7 +1353,7 @@ sdmmc1: sdmmc@58005000 {
sdmmc2: sdmmc@58007000 {
compatible = "arm,pl18x", "arm,primecell";
- arm,primecell-periphid = <0x10153180>;
+ arm,primecell-periphid = <0x00253180>;
reg = <0x58007000 0x1000>;
interrupts = <GIC_SPI 124 IRQ_TYPE_LEVEL_HIGH>;
interrupt-names = "cmd_irq";
--
2.28.0
^ permalink raw reply related [flat|nested] 3+ messages in thread
* Re: [PATCH] ARM: dts: stm32: update sdmmc IP version for STM32MP157 SOC
2020-10-20 14:04 [PATCH] ARM: dts: stm32: update sdmmc IP version for STM32MP157 SOC Ahmad Fatoum
@ 2020-10-22 15:59 ` Yann GAUTIER
2020-11-09 10:49 ` Alexandre Torgue
1 sibling, 0 replies; 3+ messages in thread
From: Yann GAUTIER @ 2020-10-22 15:59 UTC (permalink / raw)
To: Ahmad Fatoum, Rob Herring, Maxime Coquelin, Alexandre TORGUE
Cc: kernel, Ludovic BARRE, devicetree, linux-stm32, linux-arm-kernel,
linux-kernel
On 10/20/20 4:04 PM, Ahmad Fatoum wrote:
> From: Yann Gautier <yann.gautier@st.com>
>
> Update the IP version to v2.0, which supports linked lists in internal DMA,
> and is present in STM32MP1 SoCs.
>
> The mmci driver supports the v2.0 periph id since 7a2a98be672b ("mmc: mmci:
> Add support for sdmmc variant revision 2.0"), so it's now Ok to add it into
> the SoC device tree to benefit from the improved DMA support.
>
> Signed-off-by: Ludovic Barre <ludovic.barre@st.com>
> Signed-off-by: Yann Gautier <yann.gautier@st.com>
> [afa: cherry-picked from https://github.com/STMicroelectronics/linux/commit/31e2a6bc8]
> [afa: extended commit message with reference to driver patch]
> Signed-off-by: Ahmad Fatoum <a.fatoum@pengutronix.de>
Hi Ahmad,
Acked-by: Yann Gautier <yann.gautier@st.com>
Regards,
Yann
> ---
> Cc: Ludovic Barre <ludovic.barre@st.com>
> ---
> arch/arm/boot/dts/stm32mp151.dtsi | 6 +++---
> 1 file changed, 3 insertions(+), 3 deletions(-)
>
> diff --git a/arch/arm/boot/dts/stm32mp151.dtsi b/arch/arm/boot/dts/stm32mp151.dtsi
> index bfe29023fbd5..b8d996d32dc0 100644
> --- a/arch/arm/boot/dts/stm32mp151.dtsi
> +++ b/arch/arm/boot/dts/stm32mp151.dtsi
> @@ -1040,7 +1040,7 @@ adc2: adc@100 {
>
> sdmmc3: sdmmc@48004000 {
> compatible = "arm,pl18x", "arm,primecell";
> - arm,primecell-periphid = <0x10153180>;
> + arm,primecell-periphid = <0x00253180>;
> reg = <0x48004000 0x400>;
> interrupts = <GIC_SPI 137 IRQ_TYPE_LEVEL_HIGH>;
> interrupt-names = "cmd_irq";
> @@ -1338,7 +1338,7 @@ qspi: spi@58003000 {
>
> sdmmc1: sdmmc@58005000 {
> compatible = "arm,pl18x", "arm,primecell";
> - arm,primecell-periphid = <0x10153180>;
> + arm,primecell-periphid = <0x00253180>;
> reg = <0x58005000 0x1000>;
> interrupts = <GIC_SPI 49 IRQ_TYPE_LEVEL_HIGH>;
> interrupt-names = "cmd_irq";
> @@ -1353,7 +1353,7 @@ sdmmc1: sdmmc@58005000 {
>
> sdmmc2: sdmmc@58007000 {
> compatible = "arm,pl18x", "arm,primecell";
> - arm,primecell-periphid = <0x10153180>;
> + arm,primecell-periphid = <0x00253180>;
> reg = <0x58007000 0x1000>;
> interrupts = <GIC_SPI 124 IRQ_TYPE_LEVEL_HIGH>;
> interrupt-names = "cmd_irq";
>
^ permalink raw reply [flat|nested] 3+ messages in thread
* Re: [PATCH] ARM: dts: stm32: update sdmmc IP version for STM32MP157 SOC
2020-10-20 14:04 [PATCH] ARM: dts: stm32: update sdmmc IP version for STM32MP157 SOC Ahmad Fatoum
2020-10-22 15:59 ` Yann GAUTIER
@ 2020-11-09 10:49 ` Alexandre Torgue
1 sibling, 0 replies; 3+ messages in thread
From: Alexandre Torgue @ 2020-11-09 10:49 UTC (permalink / raw)
To: Ahmad Fatoum, Rob Herring, Maxime Coquelin
Cc: kernel, Yann Gautier, Ludovic Barre, devicetree, linux-stm32,
linux-arm-kernel, linux-kernel
Hi Ahmad
On 10/20/20 4:04 PM, Ahmad Fatoum wrote:
> From: Yann Gautier <yann.gautier@st.com>
>
> Update the IP version to v2.0, which supports linked lists in internal DMA,
> and is present in STM32MP1 SoCs.
>
> The mmci driver supports the v2.0 periph id since 7a2a98be672b ("mmc: mmci:
> Add support for sdmmc variant revision 2.0"), so it's now Ok to add it into
> the SoC device tree to benefit from the improved DMA support.
>
> Signed-off-by: Ludovic Barre <ludovic.barre@st.com>
> Signed-off-by: Yann Gautier <yann.gautier@st.com>
> [afa: cherry-picked from https://github.com/STMicroelectronics/linux/commit/31e2a6bc8]
> [afa: extended commit message with reference to driver patch]
> Signed-off-by: Ahmad Fatoum <a.fatoum@pengutronix.de>
Applied on stm32-next.
Thanks.
Alex
> ---
> Cc: Ludovic Barre <ludovic.barre@st.com>
> ---
> arch/arm/boot/dts/stm32mp151.dtsi | 6 +++---
> 1 file changed, 3 insertions(+), 3 deletions(-)
>
> diff --git a/arch/arm/boot/dts/stm32mp151.dtsi b/arch/arm/boot/dts/stm32mp151.dtsi
> index bfe29023fbd5..b8d996d32dc0 100644
> --- a/arch/arm/boot/dts/stm32mp151.dtsi
> +++ b/arch/arm/boot/dts/stm32mp151.dtsi
> @@ -1040,7 +1040,7 @@ adc2: adc@100 {
>
> sdmmc3: sdmmc@48004000 {
> compatible = "arm,pl18x", "arm,primecell";
> - arm,primecell-periphid = <0x10153180>;
> + arm,primecell-periphid = <0x00253180>;
> reg = <0x48004000 0x400>;
> interrupts = <GIC_SPI 137 IRQ_TYPE_LEVEL_HIGH>;
> interrupt-names = "cmd_irq";
> @@ -1338,7 +1338,7 @@ qspi: spi@58003000 {
>
> sdmmc1: sdmmc@58005000 {
> compatible = "arm,pl18x", "arm,primecell";
> - arm,primecell-periphid = <0x10153180>;
> + arm,primecell-periphid = <0x00253180>;
> reg = <0x58005000 0x1000>;
> interrupts = <GIC_SPI 49 IRQ_TYPE_LEVEL_HIGH>;
> interrupt-names = "cmd_irq";
> @@ -1353,7 +1353,7 @@ sdmmc1: sdmmc@58005000 {
>
> sdmmc2: sdmmc@58007000 {
> compatible = "arm,pl18x", "arm,primecell";
> - arm,primecell-periphid = <0x10153180>;
> + arm,primecell-periphid = <0x00253180>;
> reg = <0x58007000 0x1000>;
> interrupts = <GIC_SPI 124 IRQ_TYPE_LEVEL_HIGH>;
> interrupt-names = "cmd_irq";
>
^ permalink raw reply [flat|nested] 3+ messages in thread
end of thread, other threads:[~2020-11-09 10:50 UTC | newest]
Thread overview: 3+ messages (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2020-10-20 14:04 [PATCH] ARM: dts: stm32: update sdmmc IP version for STM32MP157 SOC Ahmad Fatoum
2020-10-22 15:59 ` Yann GAUTIER
2020-11-09 10:49 ` Alexandre Torgue
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).