From: Patrice CHOTARD <patrice.chotard@foss.st.com>
To: Alain Volmat <avolmat@me.com>, Rob Herring <robh+dt@kernel.org>
Cc: Arnd Bergmann <arnd@arndb.de>,
<linux-arm-kernel@lists.infradead.org>,
<devicetree@vger.kernel.org>, <linux-kernel@vger.kernel.org>
Subject: Re: [PATCH v3 13/13] ARM: dts: sti: Introduce 4KOpen (stih418-b2264) board
Date: Tue, 3 Aug 2021 14:09:33 +0200 [thread overview]
Message-ID: <7dcac1f0-8eda-1a62-3328-c8daac8daddf@foss.st.com> (raw)
In-Reply-To: <20210331204228.26107-14-avolmat@me.com>
Hi Alain
On 3/31/21 10:42 PM, Alain Volmat wrote:
> 4KOpen (B2264) is a board based on the STMicroelectronics STiH418 soc:
> - 2GB DDR
> - HDMI
> - Ethernet 1000-BaseT
> - PCIe (mini PCIe connector)
> - MicroSD slot
> - USB2 and USB3 connectors
> - Sata
> - 40 pins GPIO header
>
> Signed-off-by: Alain Volmat <avolmat@me.com>
> ---
> v3: add 300MHz opp, add led, add ethernet pinctrl
> v2: fix bootargs (removal of console=)
> removal of rng11 node, moved into stih418.dtsi
>
> arch/arm/boot/dts/Makefile | 3 +-
> arch/arm/boot/dts/stih418-b2264.dts | 151 ++++++++++++++++++++++++++++
> 2 files changed, 153 insertions(+), 1 deletion(-)
> create mode 100644 arch/arm/boot/dts/stih418-b2264.dts
>
> diff --git a/arch/arm/boot/dts/Makefile b/arch/arm/boot/dts/Makefile
> index 8e5d4ab4e75e..3c1877627e91 100644
> --- a/arch/arm/boot/dts/Makefile
> +++ b/arch/arm/boot/dts/Makefile
> @@ -1061,7 +1061,8 @@ dtb-$(CONFIG_ARCH_STI) += \
> stih407-b2120.dtb \
> stih410-b2120.dtb \
> stih410-b2260.dtb \
> - stih418-b2199.dtb
> + stih418-b2199.dtb \
> + stih418-b2264.dtb
> dtb-$(CONFIG_ARCH_STM32) += \
> stm32f429-disco.dtb \
> stm32f469-disco.dtb \
> diff --git a/arch/arm/boot/dts/stih418-b2264.dts b/arch/arm/boot/dts/stih418-b2264.dts
> new file mode 100644
> index 000000000000..a99604bebf8c
> --- /dev/null
> +++ b/arch/arm/boot/dts/stih418-b2264.dts
> @@ -0,0 +1,151 @@
> +// SPDX-License-Identifier: GPL-2.0-only
> +/*
> + * Copyright (C) 2021 STMicroelectronics
> + * Author: Alain Volmat <avolmat@me.com>
> + */
> +/dts-v1/;
> +#include "stih418.dtsi"
> +#include <dt-bindings/gpio/gpio.h>
> +/ {
> + model = "STiH418 B2264";
> + compatible = "st,stih418-b2264", "st,stih418";
> +
> + chosen {
> + stdout-path = &sbc_serial0;
> + };
> +
> + memory@40000000 {
> + device_type = "memory";
> + reg = <0x40000000 0xc0000000>;
> + };
> +
> + cpus {
> + cpu@0 {
> + operating-points-v2 = <&cpu_opp_table>;
> + /* u-boot puts hpen in SBC dmem at 0xb8 offset */
> + cpu-release-addr = <0x94100b8>;
> + };
> + cpu@1 {
> + operating-points-v2 = <&cpu_opp_table>;
> + /* u-boot puts hpen in SBC dmem at 0xb8 offset */
> + cpu-release-addr = <0x94100b8>;
> + };
> + cpu@2 {
> + operating-points-v2 = <&cpu_opp_table>;
> + /* u-boot puts hpen in SBC dmem at 0xb8 offset */
> + cpu-release-addr = <0x94100b8>;
> + };
> + cpu@3 {
> + operating-points-v2 = <&cpu_opp_table>;
> + /* u-boot puts hpen in SBC dmem at 0xb8 offset */
> + cpu-release-addr = <0x94100b8>;
> + };
> + };
> +
> + cpu_opp_table: opp_table {
> + compatible = "operating-points-v2";
> + opp-shared;
> +
> + opp00 {
> + opp-hz = /bits/ 64 <300000000>;
> + opp-microvolt = <784000>;
> + };
> + opp01 {
> + opp-hz = /bits/ 64 <500000000>;
> + opp-microvolt = <784000>;
> + };
> + opp02 {
> + opp-hz = /bits/ 64 <800000000>;
> + opp-microvolt = <784000>;
> + };
> + opp03 {
> + opp-hz = /bits/ 64 <1200000000>;
> + opp-microvolt = <784000>;
> + };
> + opp04 {
> + opp-hz = /bits/ 64 <1500000000>;
> + opp-microvolt = <784000>;
> + };
> + };
> +
> + aliases {
> + ttyAS0 = &sbc_serial0;
> + ethernet0 = ðernet0;
> + };
> +
> + soc {
> + leds {
> + compatible = "gpio-leds";
> + green {
> + gpios = <&pio1 3 GPIO_ACTIVE_HIGH>;
> + default-state = "off";
> + };
> + };
> +
> + pin-controller-sbc@961f080 {
> + gmac1 {
> + rgmii1-0 {
> + st,pins {
> + rxd0 = <&pio1 4 ALT1 IN DE_IO 300 CLK_A>;
> + rxd1 = <&pio1 5 ALT1 IN DE_IO 300 CLK_A>;
> + rxd2 = <&pio1 6 ALT1 IN DE_IO 300 CLK_A>;
> + rxd3 = <&pio1 7 ALT1 IN DE_IO 300 CLK_A>;
> + rxdv = <&pio2 0 ALT1 IN DE_IO 300 CLK_A>;
> + };
> + };
> + };
> + };
> +
> + };
> +};
> +
> +&ehci0 {
> + status = "okay";
> +};
> +
> +ðernet0 {
> + phy-mode = "rgmii";
> + pinctrl-0 = <&pinctrl_rgmii1 &pinctrl_rgmii1_mdio_1>;
> + st,tx-retime-src = "clkgen";
> +
> + snps,reset-gpio = <&pio0 7 0>;
> + snps,reset-active-low;
> + snps,reset-delays-us = <0 10000 1000000>;
> +
> + status = "okay";
> +};
> +
> +&miphy28lp_phy {
> + phy_port0: port@9b22000 {
> + st,sata-gen = <2>; /* SATA GEN3 */
> + st,osc-rdy;
> + };
> +};
> +
> +&mmc0 {
> + status = "okay";
> +};
> +
> +&ohci1 {
> + status = "okay";
> +};
> +
> +&pwm1 {
> + status = "okay";
> +};
> +
> +&sata0 {
> + status = "okay";
> +};
> +
> +&sbc_serial0 {
> + status = "okay";
> +};
> +
> +&spifsm {
> + status = "okay";
> +};
> +
> +&st_dwc3 {
> + status = "okay";
> +};
>
Reviewed-by: Patrice Chotard <patrice.chotard@foss.st.com>
Thanks
Patrice
prev parent reply other threads:[~2021-08-03 12:09 UTC|newest]
Thread overview: 27+ messages / expand[flat|nested] mbox.gz Atom feed top
2021-03-31 20:42 [PATCH v3 00/13] Introduction of STiH418 based 4KOpen board Alain Volmat
2021-03-31 20:42 ` [PATCH v3 01/13] ARM: dts: sti: update flexgen compatible within stih418-clock Alain Volmat
2021-08-03 12:03 ` Patrice CHOTARD
2021-03-31 20:42 ` [PATCH v3 02/13] ARM: dts: sti: update flexgen compatible within stih407-clock Alain Volmat
2021-08-03 12:03 ` Patrice CHOTARD
2021-03-31 20:42 ` [PATCH v3 03/13] ARM: dts: sti: update flexgen compatible within stih410-clock Alain Volmat
2021-08-03 12:04 ` Patrice CHOTARD
2021-03-31 20:42 ` [PATCH v3 04/13] ARM: dts: sti: update clkgen-pll entries in stih407-clock Alain Volmat
2021-08-03 12:04 ` Patrice CHOTARD
2021-03-31 20:42 ` [PATCH v3 05/13] ARM: dts: sti: update clkgen-pll entries in stih410-clock Alain Volmat
2021-08-03 12:05 ` Patrice CHOTARD
2021-03-31 20:42 ` [PATCH v3 06/13] ARM: dts: sti: update clkgen-pll entries in stih418-clock Alain Volmat
2021-08-03 12:05 ` Patrice CHOTARD
2021-03-31 20:42 ` [PATCH v3 07/13] ARM: dts: sti: update clkgen-fsyn entries in stih407-clock Alain Volmat
2021-08-03 12:06 ` Patrice CHOTARD
2021-03-31 20:42 ` [PATCH v3 08/13] ARM: dts: sti: update clkgen-fsyn entries in stih410-clock Alain Volmat
2021-08-03 12:07 ` Patrice CHOTARD
2021-03-31 20:42 ` [PATCH v3 09/13] ARM: dts: sti: update clkgen-fsyn entries in stih418-clock Alain Volmat
2021-08-03 12:07 ` Patrice CHOTARD
2021-03-31 20:42 ` [PATCH v3 10/13] ARM: dts: sti: add the spinor controller node within stih407-family Alain Volmat
2021-08-03 12:08 ` Patrice CHOTARD
2021-03-31 20:42 ` [PATCH v3 11/13] ARM: dts: sti: disable rng11 on the stih418 platform Alain Volmat
2021-08-03 12:08 ` Patrice CHOTARD
2021-03-31 20:42 ` [PATCH v3 12/13] ARM: dts: sti: add the thermal sensor node within stih418 Alain Volmat
2021-08-03 12:08 ` Patrice CHOTARD
2021-03-31 20:42 ` [PATCH v3 13/13] ARM: dts: sti: Introduce 4KOpen (stih418-b2264) board Alain Volmat
2021-08-03 12:09 ` Patrice CHOTARD [this message]
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=7dcac1f0-8eda-1a62-3328-c8daac8daddf@foss.st.com \
--to=patrice.chotard@foss.st.com \
--cc=arnd@arndb.de \
--cc=avolmat@me.com \
--cc=devicetree@vger.kernel.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-kernel@vger.kernel.org \
--cc=robh+dt@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).