devicetree.vger.kernel.org archive mirror
 help / color / mirror / Atom feed
From: Jacky Bai <ping.bai@nxp.com>
To: Rob Herring <robh@kernel.org>
Cc: "shawnguo@kernel.org" <shawnguo@kernel.org>,
	Abel Vesa <abel.vesa@nxp.com>,
	"sboyd@kernel.org" <sboyd@kernel.org>,
	"s.hauer@pengutronix.de" <s.hauer@pengutronix.de>,
	"p.zabel@pengutronix.de" <p.zabel@pengutronix.de>,
	"kernel@pengutronix.de" <kernel@pengutronix.de>,
	dl-linux-imx <linux-imx@nxp.com>,
	"devicetree@vger.kernel.org" <devicetree@vger.kernel.org>
Subject: RE: [PATCH v2 1/9] dt-bindings: clock: Add imx8ulp clock support
Date: Mon, 23 Aug 2021 05:43:29 +0000	[thread overview]
Message-ID: <DBBPR04MB7930DA593071CC6328AA814187C49@DBBPR04MB7930.eurprd04.prod.outlook.com> (raw)
In-Reply-To: <YRwKxWbIXsQLmIcq@robh.at.kernel.org>

> Subject: Re: [PATCH v2 1/9] dt-bindings: clock: Add imx8ulp clock support
> 
> On Tue, Aug 10, 2021 at 02:28:12PM +0800, Jacky Bai wrote:
> > Add the clock dt-binding file for i.MX8ULP.
> >
> > For pcc node, it will also be used as a reset controller, so add the
> > '#reset-cells' property description and add the pcc reset IDs.
> >
> > Signed-off-by: Jacky Bai <ping.bai@nxp.com>
> > ---
> >  v2 changes:
> >    - removed the redundant clocks & clock-names property
> >
> >  v1 changes:
> >    - Move this patch from dts patchset into this patchset
> > ---
> >  .../bindings/clock/imx8ulp-clock.yaml         |  71 +++++
> >  include/dt-bindings/clock/imx8ulp-clock.h     | 258 ++++++++++++++++++
> >  include/dt-bindings/reset/imx8ulp-pcc-reset.h |  59 ++++
> >  3 files changed, 388 insertions(+)
> >  create mode 100644
> > Documentation/devicetree/bindings/clock/imx8ulp-clock.yaml
> >  create mode 100644 include/dt-bindings/clock/imx8ulp-clock.h
> >  create mode 100644 include/dt-bindings/reset/imx8ulp-pcc-reset.h
> >
> > diff --git
> > a/Documentation/devicetree/bindings/clock/imx8ulp-clock.yaml
> > b/Documentation/devicetree/bindings/clock/imx8ulp-clock.yaml
> > new file mode 100644
> > index 000000000000..9a075de1086a
> > --- /dev/null
> > +++ b/Documentation/devicetree/bindings/clock/imx8ulp-clock.yaml
> > @@ -0,0 +1,71 @@
> > +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) %YAML 1.2
> > +---
...
> > +
> > +  '#clock-cells':
> > +    const: 1
> > +
> > +  '#reset-cells':
> > +    const: 1
> > +
> > +required:
> > +  - compatible
> > +  - reg
> > +  - '#clock-cells'
> > +
> > +allOf:
> > +  - if:
> > +      properties:
> > +        compatible:
> > +          contains:
> > +            enum:
> > +              - fsl,imx8ulp-pcc3
> > +              - fsl,imx8ulp-pcc4
> > +              - fsl,imx8ulp-pcc5
> > +    then:
> > +      required:
> > +        - '#reset-cells'
> 
> And #reset-cells is optional for a CGC? I think this should be 2 schema files.
> There's nothing really shared any more than any other clock/reset controller.
> 

The CGC is a root clock generator, has no reset function, only the PCC HW modules have reset control for peripherals.
Do you suggest to spit into two schema files, one for CGCs, and another one for PCCs?
Thanks.

BR
> > +
> > +additionalProperties: false
> > +
> > +examples:
> > +  # Clock Control Module node:
> > +  - |
> > +    clock-controller@292c0000 {
> > +        compatible = "fsl,imx8ulp-cgc1";
> > +        reg = <0x292c0000 0x10000>;
> > +        #clock-cells = <1>;
> > +    };
> > +
> > +  - |
> > +    clock-controller@292d0000 {
> > +        compatible = "fsl,imx8ulp-pcc3";
> > +        reg = <0x292d0000 0x10000>;
> > +        #clock-cells = <1>;
> > +        #reset-cells = <1>;
> > +    };

  reply	other threads:[~2021-08-23  5:43 UTC|newest]

Thread overview: 15+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2021-08-10  6:28 [PATCH v2 0/9] Add imx8ulp clock & reset driver support Jacky Bai
2021-08-10  6:28 ` [PATCH v2 1/9] dt-bindings: clock: Add imx8ulp clock support Jacky Bai
2021-08-17 19:15   ` Rob Herring
2021-08-23  5:43     ` Jacky Bai [this message]
2021-08-10  6:28 ` [PATCH v2 2/9] clk: imx: Update the pllv4 to support imx8ulp Jacky Bai
2021-08-10  6:28 ` [PATCH v2 3/9] clk: imx: Update the compsite driver " Jacky Bai
2021-08-10  6:28 ` [PATCH v2 4/9] clk: imx: disable i.mx7ulp composite clock during initialization Jacky Bai
2021-08-10  6:28 ` [PATCH v2 5/9] clk: imx: Add 'CLK_SET_RATE_NO_REPARENT' for composite-7ulp Jacky Bai
2021-08-10  6:28 ` [PATCH v2 6/9] clk: imx: disable the pfd when set pfdv2 clock rate Jacky Bai
2021-08-10  6:28 ` [PATCH v2 7/9] clk: imx: Update the pfdv2 for 8ulp specific support Jacky Bai
2021-08-10  6:28 ` [PATCH v2 8/9] clk: imx: Add clock driver for imx8ulp Jacky Bai
2021-08-10  6:28 ` [PATCH v2 9/9] clk: imx: Add the pcc reset controller support on imx8ulp Jacky Bai
2021-08-23 11:23   ` Philipp Zabel
2021-08-23 23:58     ` Jacky Bai
2021-08-25 10:54       ` Philipp Zabel

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=DBBPR04MB7930DA593071CC6328AA814187C49@DBBPR04MB7930.eurprd04.prod.outlook.com \
    --to=ping.bai@nxp.com \
    --cc=abel.vesa@nxp.com \
    --cc=devicetree@vger.kernel.org \
    --cc=kernel@pengutronix.de \
    --cc=linux-imx@nxp.com \
    --cc=p.zabel@pengutronix.de \
    --cc=robh@kernel.org \
    --cc=s.hauer@pengutronix.de \
    --cc=sboyd@kernel.org \
    --cc=shawnguo@kernel.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).