From: Qiuxu Zhuo <qiuxu.zhuo@intel.com>
To: Tony Luck <tony.luck@intel.com>
Cc: Qiuxu Zhuo <qiuxu.zhuo@intel.com>, Borislav Petkov <bp@alien8.de>,
Aristeu Rozanski <aris@redhat.com>,
Mauro Carvalho Chehab <mchehab@kernel.org>,
Youquan Song <youquan.song@intel.com>,
Li Zhang <li4.zhang@intel.com>,
linux-edac@vger.kernel.org, linux-kernel@vger.kernel.org
Subject: [PATCH 3/5] EDAC/i10nm: Add Intel Emerald Rapids server support
Date: Fri, 13 Jan 2023 11:28:00 +0800 [thread overview]
Message-ID: <20230113032802.41752-4-qiuxu.zhuo@intel.com> (raw)
In-Reply-To: <20230113032802.41752-1-qiuxu.zhuo@intel.com>
The Emerald Rapids CPU model uses similar memory controller registers
as Sapphire Rapids server. Add Emerald Rapids CPU model number ID for
EDAC support.
Tested-by: Li Zhang <li4.zhang@intel.com>
Signed-off-by: Qiuxu Zhuo <qiuxu.zhuo@intel.com>
---
drivers/edac/i10nm_base.c | 1 +
1 file changed, 1 insertion(+)
diff --git a/drivers/edac/i10nm_base.c b/drivers/edac/i10nm_base.c
index 65aeea53e2df..e11726f7fe36 100644
--- a/drivers/edac/i10nm_base.c
+++ b/drivers/edac/i10nm_base.c
@@ -637,6 +637,7 @@ static const struct x86_cpu_id i10nm_cpuids[] = {
X86_MATCH_INTEL_FAM6_MODEL_STEPPINGS(ICELAKE_X, X86_STEPPINGS(0x4, 0xf), &i10nm_cfg1),
X86_MATCH_INTEL_FAM6_MODEL_STEPPINGS(ICELAKE_D, X86_STEPPINGS(0x0, 0xf), &i10nm_cfg1),
X86_MATCH_INTEL_FAM6_MODEL_STEPPINGS(SAPPHIRERAPIDS_X, X86_STEPPINGS(0x0, 0xf), &spr_cfg),
+ X86_MATCH_INTEL_FAM6_MODEL_STEPPINGS(EMERALDRAPIDS_X, X86_STEPPINGS(0x0, 0xf), &spr_cfg),
{}
};
MODULE_DEVICE_TABLE(x86cpu, i10nm_cpuids);
--
2.17.1
next prev parent reply other threads:[~2023-01-13 3:30 UTC|newest]
Thread overview: 7+ messages / expand[flat|nested] mbox.gz Atom feed top
2023-01-13 3:27 [PATCH 0/5] EDAC/Intel: Intel EDAC driver updates for "near" memory and new CPUs Qiuxu Zhuo
2023-01-13 3:27 ` [PATCH 1/5] EDAC/skx_common: Enable EDAC support for the "near" memory Qiuxu Zhuo
2023-01-13 3:27 ` [PATCH 2/5] EDAC/skx_common: Delete duplicated and unreachable code Qiuxu Zhuo
2023-01-13 3:28 ` Qiuxu Zhuo [this message]
2023-01-13 3:28 ` [PATCH 4/5] EDAC/i10nm: Make more configurations CPU model specific Qiuxu Zhuo
2023-01-13 3:28 ` [PATCH 5/5] EDAC/i10nm: Add Intel Granite Rapids server support Qiuxu Zhuo
2023-01-25 16:49 ` [PATCH 0/5] EDAC/Intel: Intel EDAC driver updates for "near" memory and new CPUs Luck, Tony
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20230113032802.41752-4-qiuxu.zhuo@intel.com \
--to=qiuxu.zhuo@intel.com \
--cc=aris@redhat.com \
--cc=bp@alien8.de \
--cc=li4.zhang@intel.com \
--cc=linux-edac@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=mchehab@kernel.org \
--cc=tony.luck@intel.com \
--cc=youquan.song@intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).