From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 81103C6FA83 for ; Tue, 27 Sep 2022 17:37:35 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S232747AbiI0Rhd (ORCPT ); Tue, 27 Sep 2022 13:37:33 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:44396 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S232736AbiI0Rh0 (ORCPT ); Tue, 27 Sep 2022 13:37:26 -0400 Received: from mail-lf1-x12e.google.com (mail-lf1-x12e.google.com [IPv6:2a00:1450:4864:20::12e]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 6CD2F1D35A0 for ; Tue, 27 Sep 2022 10:37:25 -0700 (PDT) Received: by mail-lf1-x12e.google.com with SMTP id a8so16746504lff.13 for ; Tue, 27 Sep 2022 10:37:25 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date; bh=cZ9oR+D/ntPl4smbOciC/3TQd2xPuUm410NdDVUtl4c=; b=y9s8rKgqHrtHKvLw1f0XV20FCGU45un3WEm2EYvqLahplGQIgU/QqPU8U1YA1sjPmL PA41EwHFWj3cOZcj0MPfgi8lkQLPBPyQ8wswVvMG58PuTV5J8X4O4BKQ7hPdPDIct+g8 3Jff4yp0Pe+oyOOwCfNcve+YXod/W8YkWDvEnKun0fvJ6LUiPK/PTfJDwCaAnt1lM+Wg V5dwO+xp/+a9ySMLXKS8Cg0YwP7E1JpXWYG5aymaJvrpGlav36M4gahJ7nHymxMNTUxa 1FKuT7tOaQKTd+8I1OZpfb4oOWTWnVSzcGEkpyzTo8k9XCIV+n9DPFR2WhFa6oSjJdLF zUtg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date; bh=cZ9oR+D/ntPl4smbOciC/3TQd2xPuUm410NdDVUtl4c=; b=ErzLlRTA8db1I79xOU50tg/tG1j/bdi8ZZ7qxaBqhXrnYTvvT7yPTGFs3O7obkxwuH ioaYjVs91waHIEp3JMMErlgadyqgx6N26Cy8THsn4v7pNihkEguWe82T1UGT7PW686ns g/SS/XeI2PE4LpgwGHssoUk4RkbNrOEf4tuM5LqYWUXyQq+WeygGbzcaMvdXxmCx529k B90FiceJN2A0vQd4xMjarOK17gGTRJsahj05yXW1GPe54A8YxkQj55DRUvucLsHEuR2W tvHcQI8+yW3VdsOR/CcdhwTfFJ4EChC3yeJoYCWFt/MTBGfCSka22kVscI9U+6SY4H7K RebA== X-Gm-Message-State: ACrzQf3/Z3Le+FFh5XFW0cpfmVy1zS7HP92b+qixCbxmvE/yZEq/+8fP FCvzQTExGILnOcFjLFm8MLb6cw== X-Google-Smtp-Source: AMsMyM5nISlEWKYwHX/wI6R4cUfGRy0CNgugstzjdSD4IsGU3jIscdW2GoHYSfVEZDBwTzRXT6dkOQ== X-Received: by 2002:a05:6512:a88:b0:4a0:28eb:672c with SMTP id m8-20020a0565120a8800b004a028eb672cmr11197789lfu.594.1664300244982; Tue, 27 Sep 2022 10:37:24 -0700 (PDT) Received: from krzk-bin.. (78-11-189-27.static.ip.netia.com.pl. [78.11.189.27]) by smtp.gmail.com with ESMTPSA id q12-20020ac246ec000000b00498f570aef2sm218879lfo.209.2022.09.27.10.37.20 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 27 Sep 2022 10:37:23 -0700 (PDT) From: Krzysztof Kozlowski To: Andy Gross , Bjorn Andersson , Konrad Dybcio , Linus Walleij , Rob Herring , Krzysztof Kozlowski , Stephan Gerhold , Shawn Guo , Vinod Koul , krishna Lanka , Sivaprakash Murugesan , linux-arm-msm@vger.kernel.org, linux-gpio@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Krzysztof Kozlowski Subject: [PATCH v3 04/34] ARM: dts: qcom: sdx55: align TLMM pin configuration with DT schema Date: Tue, 27 Sep 2022 19:36:32 +0200 Message-Id: <20220927173702.5200-5-krzysztof.kozlowski@linaro.org> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20220927173702.5200-1-krzysztof.kozlowski@linaro.org> References: <20220927173702.5200-1-krzysztof.kozlowski@linaro.org> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Precedence: bulk List-ID: X-Mailing-List: linux-gpio@vger.kernel.org DT schema expects TLMM pin configuration nodes to be named with '-state' suffix and their optional children with '-pins' suffix. Schema also requires 'function' property, so two nodes for the same gpio (mux and config) should be merged into one. Signed-off-by: Krzysztof Kozlowski Reviewed-by: Bjorn Andersson Reviewed-by: Konrad Dybcio --- .../boot/dts/qcom-sdx55-telit-fn980-tlb.dts | 45 +++++++------------ 1 file changed, 15 insertions(+), 30 deletions(-) diff --git a/arch/arm/boot/dts/qcom-sdx55-telit-fn980-tlb.dts b/arch/arm/boot/dts/qcom-sdx55-telit-fn980-tlb.dts index a4fa468a095f..ac8b4626ae9a 100644 --- a/arch/arm/boot/dts/qcom-sdx55-telit-fn980-tlb.dts +++ b/arch/arm/boot/dts/qcom-sdx55-telit-fn980-tlb.dts @@ -282,40 +282,25 @@ &remoteproc_mpss { }; &tlmm { - pcie_ep_clkreq_default: pcie_ep_clkreq_default { - mux { - pins = "gpio56"; - function = "pcie_clkreq"; - }; - config { - pins = "gpio56"; - drive-strength = <2>; - bias-disable; - }; + pcie_ep_clkreq_default: pcie-ep-clkreq-default-state { + pins = "gpio56"; + function = "pcie_clkreq"; + drive-strength = <2>; + bias-disable; }; - pcie_ep_perst_default: pcie_ep_perst_default { - mux { - pins = "gpio57"; - function = "gpio"; - }; - config { - pins = "gpio57"; - drive-strength = <2>; - bias-pull-down; - }; + pcie_ep_perst_default: pcie-ep-perst-default-state { + pins = "gpio57"; + function = "gpio"; + drive-strength = <2>; + bias-pull-down; }; - pcie_ep_wake_default: pcie_ep_wake_default { - mux { - pins = "gpio53"; - function = "gpio"; - }; - config { - pins = "gpio53"; - drive-strength = <2>; - bias-disable; - }; + pcie_ep_wake_default: pcie-ep-wake-default-state { + pins = "gpio53"; + function = "gpio"; + drive-strength = <2>; + bias-disable; }; }; -- 2.34.1