From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 80E13C54EE9 for ; Tue, 27 Sep 2022 17:37:59 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S233072AbiI0Rh6 (ORCPT ); Tue, 27 Sep 2022 13:37:58 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:44970 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S232970AbiI0Rho (ORCPT ); Tue, 27 Sep 2022 13:37:44 -0400 Received: from mail-lj1-x230.google.com (mail-lj1-x230.google.com [IPv6:2a00:1450:4864:20::230]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id E3D151D6D2C for ; Tue, 27 Sep 2022 10:37:41 -0700 (PDT) Received: by mail-lj1-x230.google.com with SMTP id j24so11729116lja.4 for ; Tue, 27 Sep 2022 10:37:41 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date; bh=S8p9f8npWVzLL+xxIGq+LPGJqP+UsFdvXgAaWjNbjvo=; b=THDBHN6pIuGeaBEKD0wMoXARQ8F4m0R90VgUzZubmiheHf7gXmwYG/G96i2q6R1kQK POqBssWpaUjaoMuLaJ33XOiThEnmBXWb8xbfATOR09R/Nb8TcbrbEst0Q//fw2SfJnZF APYQ6Ar30IHmF7QB8rZKG0DB5U/Q+fD/bKs6HdBlm+XTVC9+7LGRgjsTBclNldGmf87s bOgKXZZySYGGZyMAKKVVw5l6iSn2+uM5W1mM8MY9jA5TcVXyiSWkLH0kcBmB2tojX9Gg zYhiMebsZ6bAAqB3om6AOZyo5mM5WYNYK1dL0NYeW1VfxkmW2SD2JIWKj6jWiHTPVfg6 aoVg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date; bh=S8p9f8npWVzLL+xxIGq+LPGJqP+UsFdvXgAaWjNbjvo=; b=jApqxQrTjfHwixd0tCJxsv1jepmBgXkro0JAPNyaL8Dl994LQy2jJw1hbvI6lW0xXy zhPEmQcHmhl1tI6MzSYEPJX/XsSNo2hDZ46qeyvCebyVnV3rFNRqmG1TMygyTEPwWae5 4juCkhJylDWplFPtVEm3u61LTibLT84u1z4BY4MDBOMDcQBUtlalYzIeiqua2CVjYLVa p8NTh3nC/G+KBUj8Wt7MEDwsi8Xz7Z7/yQ4dxyBur5ZwGJSX73frlLVILjkEyMHSb5HM MINNQZpuYys8Ma7ZmMUaoF6sXEK8g4ZRiTYfu3hO7oBYpKKRxymUibN47V2CjV31h+pR uN8A== X-Gm-Message-State: ACrzQf3LJ5USUOCi2Q0M+jK2Okue3EJirPke+HDbIF6uR4bloL4ULh2D WfmXPsJfdcAxzmC48S9qQHRKEw== X-Google-Smtp-Source: AMsMyM48zPBDDyrGDHGqAZOF/HrESoIiPpO2ZN6iklFqu+FO0CZxRXGENxTkf9gXDtfmBHsrlkRj5A== X-Received: by 2002:a2e:bd12:0:b0:264:7373:3668 with SMTP id n18-20020a2ebd12000000b0026473733668mr9410022ljq.18.1664300260021; Tue, 27 Sep 2022 10:37:40 -0700 (PDT) Received: from krzk-bin.. (78-11-189-27.static.ip.netia.com.pl. [78.11.189.27]) by smtp.gmail.com with ESMTPSA id q12-20020ac246ec000000b00498f570aef2sm218879lfo.209.2022.09.27.10.37.29 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 27 Sep 2022 10:37:35 -0700 (PDT) From: Krzysztof Kozlowski To: Andy Gross , Bjorn Andersson , Konrad Dybcio , Linus Walleij , Rob Herring , Krzysztof Kozlowski , Stephan Gerhold , Shawn Guo , Vinod Koul , krishna Lanka , Sivaprakash Murugesan , linux-arm-msm@vger.kernel.org, linux-gpio@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Krzysztof Kozlowski Subject: [PATCH v3 06/34] ARM: dts: qcom: msm8974: align TLMM pin configuration with DT schema Date: Tue, 27 Sep 2022 19:36:34 +0200 Message-Id: <20220927173702.5200-7-krzysztof.kozlowski@linaro.org> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20220927173702.5200-1-krzysztof.kozlowski@linaro.org> References: <20220927173702.5200-1-krzysztof.kozlowski@linaro.org> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Precedence: bulk List-ID: X-Mailing-List: linux-gpio@vger.kernel.org DT schema expects TLMM pin configuration nodes to be named with '-state' suffix and their optional children with '-pins' suffix. Signed-off-by: Krzysztof Kozlowski Reviewed-by: Bjorn Andersson Reviewed-by: Konrad Dybcio --- .../qcom-msm8974-lge-nexus5-hammerhead.dts | 30 +++++++++---------- 1 file changed, 15 insertions(+), 15 deletions(-) diff --git a/arch/arm/boot/dts/qcom-msm8974-lge-nexus5-hammerhead.dts b/arch/arm/boot/dts/qcom-msm8974-lge-nexus5-hammerhead.dts index 6daceaa87802..8138f37233aa 100644 --- a/arch/arm/boot/dts/qcom-msm8974-lge-nexus5-hammerhead.dts +++ b/arch/arm/boot/dts/qcom-msm8974-lge-nexus5-hammerhead.dts @@ -573,43 +573,43 @@ bcrmf@1 { }; &tlmm { - sdc1_on: sdc1-on { - clk { + sdc1_on: sdc1-on-state { + clk-pins { pins = "sdc1_clk"; drive-strength = <16>; bias-disable; }; - cmd-data { + cmd-data-pins { pins = "sdc1_cmd", "sdc1_data"; drive-strength = <10>; bias-pull-up; }; }; - sdc2_on: sdc2-on { - clk { + sdc2_on: sdc2-on-state { + clk-pins { pins = "sdc2_clk"; drive-strength = <6>; bias-disable; }; - cmd-data { + cmd-data-pins { pins = "sdc2_cmd", "sdc2_data"; drive-strength = <6>; bias-pull-up; }; }; - mpu6515_pin: mpu6515 { + mpu6515_pin: mpu6515-state { pins = "gpio73"; function = "gpio"; bias-disable; input-enable; }; - touch_pin: touch { - int { + touch_pin: touch-state { + int-pins { pins = "gpio5"; function = "gpio"; @@ -618,7 +618,7 @@ int { input-enable; }; - reset { + reset-pins { pins = "gpio8"; function = "gpio"; @@ -627,25 +627,25 @@ reset { }; }; - panel_pin: panel { + panel_pin: panel-state { pins = "gpio12"; function = "mdp_vsync"; drive-strength = <2>; bias-disable; }; - bt_pin: bt { - hostwake { + bt_pin: bt-state { + hostwake-pins { pins = "gpio42"; function = "gpio"; }; - devwake { + devwake-pins { pins = "gpio62"; function = "gpio"; }; - shutdown { + shutdown-pins { pins = "gpio41"; function = "gpio"; }; -- 2.34.1