From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-8.7 required=3.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_CR_TRAILER, MAILING_LIST_MULTI,SPF_HELO_NONE,SPF_PASS,URIBL_BLOCKED autolearn=unavailable autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 0AB0BC433E9 for ; Tue, 2 Feb 2021 11:31:51 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by mail.kernel.org (Postfix) with ESMTP id CC41764E9B for ; Tue, 2 Feb 2021 11:31:50 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231195AbhBBLbo (ORCPT ); Tue, 2 Feb 2021 06:31:44 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:45128 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S231349AbhBBL2u (ORCPT ); Tue, 2 Feb 2021 06:28:50 -0500 Received: from mail-ed1-x533.google.com (mail-ed1-x533.google.com [IPv6:2a00:1450:4864:20::533]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id DA42FC061788 for ; Tue, 2 Feb 2021 03:27:56 -0800 (PST) Received: by mail-ed1-x533.google.com with SMTP id q2so7741095edi.4 for ; Tue, 02 Feb 2021 03:27:56 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=baylibre-com.20150623.gappssmtp.com; s=20150623; h=mime-version:references:in-reply-to:from:date:message-id:subject:to :cc; bh=iWOA32QhLi/aaIbw7/tQiFcnwtGUsf/zeYi+0G0XjnQ=; b=gcLtq7RCac83zOJpeiOm5/H5ASWi3bsod5EFUn8KibxB5xHfa0VAilfjK+Qctqogth j7QaKzYhbO6ue2Iaak22Iczf4jP1j+gZyu6XpVZIruSZfLfkRrEFIFb3G1YvINN+WnK8 RO+RrK9fV+pag2KDPsmniKxHTdF/E/f4Ibx5gAOckF2ZuD8zEbptHkr3FMIE+FpqIlxl H4ZHPTSn7FGxSJeHRnHCtuXBOnoOPpS5jTPvOIb3PVx/yANCl60P8plvpBTuCy2vw8+8 mvvqkEfF7HIoN3q+Y6xMRCFbpzfu+wUb8N8OOGFAnoUzHbPOZKE3WH9W+MIQuRAiixHK COGA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:mime-version:references:in-reply-to:from:date :message-id:subject:to:cc; bh=iWOA32QhLi/aaIbw7/tQiFcnwtGUsf/zeYi+0G0XjnQ=; b=Yz0xer29+opbLOuC6moGuAZuLxyZ+5TiEe1iFlGOi1QwLasBxgdxuPOnx3kpIch4Gw mz183gxTB6Ha6ZKm0FRlcCRznPRvnG0J+8fNBmcmQ8j37K1yGupZAKIed2kyEhnFvsPs hDWYDElzsBiC+dM6p4YRvx88uTneAaYMmEVlayUG5kWu00zL40+UI2CZigj8mK737NFp q6enFHm/60hFGRv8MYcz9B+jA44pkfLQ0OY1ClOtN167UGD8QHpQ/ta9KZ/MdcXCS9SX N94hAowi2eSsmTtp0JMcFH8QF6sx80FHn9Cn41v8z3idN8VXfal4V/w0tjlbnhgSod8N VUqQ== X-Gm-Message-State: AOAM532OVcUigpbsPWtjNEDcJuoxKYsI0uo421Ktj8QHE7IHr8/tI3rb g76g99XzKKTBFYNDF7X1p8ysrcA+8mS37+07r3RA+g== X-Google-Smtp-Source: ABdhPJyEpBs2USy/Md7AF1xZtNppphNWkRvrACm4JRAHRBdyqh2Ms3Qc+QWjkYeV73NKLZeb84954QIUZzP9icOaTbk= X-Received: by 2002:a05:6402:306f:: with SMTP id bs15mr882872edb.232.1612265275509; Tue, 02 Feb 2021 03:27:55 -0800 (PST) MIME-Version: 1.0 References: <75637257694de0d4a9e432e1d8270019a4e6328b.1610364681.git.baruch@tkos.co.il> <87tuqzspnu.fsf@BL-laptop> In-Reply-To: <87tuqzspnu.fsf@BL-laptop> From: Bartosz Golaszewski Date: Tue, 2 Feb 2021 12:27:44 +0100 Message-ID: Subject: Re: [PATCH v7 2/3] arm64: dts: armada: add pwm offsets for ap/cp gpios To: Gregory CLEMENT Cc: Andrew Lunn , Sebastian Hesselbarth , Linus Walleij , Rob Herring , Russell King , Chris Packham , linux-pwm@vger.kernel.org, linux-gpio , arm-soc , linux-devicetree , Baruch Siach Content-Type: text/plain; charset="UTF-8" Precedence: bulk List-ID: X-Mailing-List: linux-gpio@vger.kernel.org On Fri, Jan 29, 2021 at 4:56 PM Gregory CLEMENT wrote: > > Hello Bartosz, > > > On Mon, Jan 11, 2021 at 12:47 PM Baruch Siach wrote: > >> > >> The 'marvell,pwm-offset' property of both GPIO blocks (per CP component) > >> point to the same counter registers offset. The driver will decide how > >> to use counters A/B. > >> > >> This is different from the convention of pwm on earlier Armada series > >> (370/38x). On those systems the assignment of A/B counters to GPIO > >> blocks is coded in both DT and the driver. The actual behaviour of the > >> current driver on Armada 8K/7K is the same as earlier systems. > >> > >> Add also clock properties for base pwm frequency reference. > >> > >> Signed-off-by: Baruch Siach > >> --- > > > > Andrew, Gregory, Sebastian, > > > > Can we get your Acks on this patch? Are you fine with it going through > > the GPIO tree? > > I prefer applying it on our tree to avoid merge conflicts. > > Gregory Ok, I applied the remaining patches from this series. Bartosz