* [PATCH v3 01/13] dt-bindings: media: Add binding for MT2712 MIPI-CSI2
2019-05-14 6:13 [PATCH v3 00/13] Add mediatek mipicsi driver for Mediatek SOC MT2712 Stu Hsieh
@ 2019-05-14 6:13 ` Stu Hsieh
2019-05-14 19:28 ` Rob Herring
2019-05-14 6:13 ` [PATCH v3 02/13] [media] mtk-mipicsi: add mediatek mipicsi driver for mt2712 Stu Hsieh
` (11 subsequent siblings)
12 siblings, 1 reply; 17+ messages in thread
From: Stu Hsieh @ 2019-05-14 6:13 UTC (permalink / raw)
To: Mauro Carvalho Chehab, Rob Herring, CK Hu
Cc: Mark Rutland, Matthias Brugger, Stu Hsieh, linux-media,
devicetree, linux-kernel, linux-arm-kernel, linux-mediatek,
srv_heupstream
Add MIPI-CSI2 dt-binding for Mediatek MT2712 SoC
Signed-off-by: Stu Hsieh <stu.hsieh@mediatek.com>
---
.../bindings/media/mediatek-mipicsi-camsv.txt | 53 ++++++++++++++++++
.../media/mediatek-mipicsi-common.txt | 19 +++++++
.../bindings/media/mediatek-mipicsi.txt | 54 +++++++++++++++++++
3 files changed, 126 insertions(+)
create mode 100644 Documentation/devicetree/bindings/media/mediatek-mipicsi-camsv.txt
create mode 100644 Documentation/devicetree/bindings/media/mediatek-mipicsi-common.txt
create mode 100644 Documentation/devicetree/bindings/media/mediatek-mipicsi.txt
diff --git a/Documentation/devicetree/bindings/media/mediatek-mipicsi-camsv.txt b/Documentation/devicetree/bindings/media/mediatek-mipicsi-camsv.txt
new file mode 100644
index 000000000000..5f34974f12ac
--- /dev/null
+++ b/Documentation/devicetree/bindings/media/mediatek-mipicsi-camsv.txt
@@ -0,0 +1,53 @@
+* Mediatek MIPI-CSI2 receiver camsv
+
+Mediatek MIPI-CSI2 receiver camsv transfer data to DRAM in Mediatek SoCs
+
+Required properties:
+- reg : physical base address of the mipicsi receiver registers and length of
+ memory mapped region.
+- clocks: device clocks, see
+ Documentation/devicetree/bindings/clock/clock-bindings.txt for details.
+- interrupts : interrupt number to the interrupt controller.
+
+Example:
+ seninf1_mux_camsv0: seninf_mux_camsv@15002100 {
+ reg = <0 0x15002120 0 0x40>,
+ <0 0x15004000 0 0x1000>;
+ clocks = <&imgsys CLK_IMG_CAM_SV_EN>;
+ interrupts = <GIC_SPI 222 IRQ_TYPE_LEVEL_LOW>;
+ };
+
+ seninf2_mux_camsv1: seninf_mux_camsv@15002500 {
+ reg = <0 0x15002520 0 0x40>,
+ <0 0x15005000 0 0x1000>;
+ clocks = <&imgsys CLK_IMG_CAM_SV_EN>;
+ interrupts = <GIC_SPI 223 IRQ_TYPE_LEVEL_LOW>;
+ };
+
+ seninf3_mux_camsv2: seninf_mux_camsv@15002900 {
+ reg = <0 0x15002920 0 0x40>,
+ <0 0x15006000 0 0x1000>;
+ clocks = <&imgsys CLK_IMG_CAM_SV1_EN>;
+ interrupts = <GIC_SPI 268 IRQ_TYPE_LEVEL_LOW>;
+ };
+
+ seninf4_mux_camsv3: seninf_mux_camsv@15002D00 {
+ reg = <0 0x15002D20 0 0x40>,
+ <0 0x15007000 0 0x1000>;
+ clocks = <&imgsys CLK_IMG_CAM_SV1_EN>;
+ interrupts = <GIC_SPI 269 IRQ_TYPE_LEVEL_LOW>;
+ };
+
+ seninf5_mux_camsv4: seninf_mux_camsv@15003100 {
+ reg = <0 0x15003120 0 0x40>,
+ <0 0x15008000 0 0x1000>;
+ clocks = <&imgsys CLK_IMG_CAM_SV2_EN>;
+ interrupts = <GIC_SPI 270 IRQ_TYPE_LEVEL_LOW>;
+ };
+
+ seninf6_mux_camsv5: seninf_mux_camsv@15003500 {
+ reg = <0 0x15003520 0 0x40>,
+ <0 0x15009000 0 0x1000>;
+ clocks = <&imgsys CLK_IMG_CAM_SV2_EN>;
+ interrupts = <GIC_SPI 271 IRQ_TYPE_LEVEL_LOW>;
+ };
diff --git a/Documentation/devicetree/bindings/media/mediatek-mipicsi-common.txt b/Documentation/devicetree/bindings/media/mediatek-mipicsi-common.txt
new file mode 100644
index 000000000000..a67c744b75f0
--- /dev/null
+++ b/Documentation/devicetree/bindings/media/mediatek-mipicsi-common.txt
@@ -0,0 +1,19 @@
+* Mediatek MIPI-CSI2 receiver common
+
+Mediatek MIPI-CSI2 receiver is the MIPI Signal capture hardware present in Mediatek SoCs
+
+Required properties:
+- compatible: should be "mediatek,mt2712-mipicsi-common"
+- reg : physical base address of the mipicsi receiver registers and length of
+ memory mapped region.
+- clocks: device clocks, see
+ Documentation/devicetree/bindings/clock/clock-bindings.txt for details.
+
+
+Example:
+ mipicsi: mipicsi@15002000 {
+ compatible = "mediatek,mt2712-mipicsi-common", "syscon";
+ reg = <0 0x15002000 0 0x10>;
+ clocks = <&imgsys CLK_IMG_SENINF_CAM_EN>,
+ <&imgsys CLK_IMG_SENINF_SCAM_EN>;
+ };
diff --git a/Documentation/devicetree/bindings/media/mediatek-mipicsi.txt b/Documentation/devicetree/bindings/media/mediatek-mipicsi.txt
new file mode 100644
index 000000000000..24741ed62b25
--- /dev/null
+++ b/Documentation/devicetree/bindings/media/mediatek-mipicsi.txt
@@ -0,0 +1,54 @@
+* Mediatek MIPI-CSI2 receiver
+
+Mediatek MIPI-CSI2 receiver is the MIPI Signal capture hardware present in Mediatek SoCs
+
+Required properties:
+- compatible: should be "mediatek,mt2712-mipicsi"
+- reg : physical base address of the mipicsi receiver registers and length of
+ memory mapped region.
+- power-domains: a phandle to the power domain, see
+ Documentation/devicetree/bindings/power/power_domain.txt for details.
+- mediatek,larb: must contain the local arbiters in the current Socs, see
+ Documentation/devicetree/bindings/memory-controllers/mediatek,smi-larb.txt
+ for details.
+- iommus: should point to the respective IOMMU block with master port as
+ argument, see Documentation/devicetree/bindings/iommu/mediatek,iommu.txt
+ for details.
+- mediatek,seninf_mux_camsv: seninf_mux_camsv the data go through of the mipicsi port
+- mediatek,mipicsiid: the id of the mipicsi port
+- mediatek,mipicsi: the common component of the two mipicsi port
+
+Example:
+ mipicsi0: mipicsi@10217000 {
+ compatible = "mediatek,mt2712-mipicsi";
+ mediatek,mipicsi = <&mipicsi>;
+ iommus = <&iommu0 M4U_PORT_CAM_DMA0>,
+ <&iommu0 M4U_PORT_CAM_DMA1>;
+ mediatek,larb = <&larb2>;
+ power-domains = <&scpsys MT2712_POWER_DOMAIN_ISP>;
+
+ mediatek,seninf_mux_camsv = <&seninf1_mux_camsv0
+ &seninf2_mux_camsv1
+ &seninf3_mux_camsv2
+ &seninf4_mux_camsv3>;
+ reg = <0 0x10217000 0 0x60>,
+ <0 0x15002100 0 0x4>,
+ <0 0x15002300 0 0x100>;
+ mediatek,mipicsiid = <0>;
+ status="disabled";
+ };
+
+ mipicsi1: mipicsi@10218000 {
+ compatible = "mediatek,mt2712-mipicsi";
+ mediatek,mipicsi = <&mipicsi>;
+ iommus = <&iommu0 M4U_PORT_CAM_DMA2>;
+ mediatek,larb = <&larb2>;
+ power-domains = <&scpsys MT2712_POWER_DOMAIN_ISP>;
+ mediatek,seninf_mux_camsv = <&seninf5_mux_camsv4
+ &seninf6_mux_camsv5>;
+ reg = <0 0x10218000 0 0x60>,
+ <0 0x15002500 0 0x4>,
+ <0 0x15002700 0 0x100>;
+ mediatek,mipicsiid = <1>;
+ status="disabled";
+ };
\ No newline at end of file
--
2.18.0
^ permalink raw reply related [flat|nested] 17+ messages in thread* Re: [PATCH v3 01/13] dt-bindings: media: Add binding for MT2712 MIPI-CSI2
2019-05-14 6:13 ` [PATCH v3 01/13] dt-bindings: media: Add binding for MT2712 MIPI-CSI2 Stu Hsieh
@ 2019-05-14 19:28 ` Rob Herring
0 siblings, 0 replies; 17+ messages in thread
From: Rob Herring @ 2019-05-14 19:28 UTC (permalink / raw)
To: Stu Hsieh
Cc: Mauro Carvalho Chehab, CK Hu, Mark Rutland, Matthias Brugger,
linux-media, devicetree, linux-kernel, linux-arm-kernel,
linux-mediatek, srv_heupstream
On Tue, May 14, 2019 at 02:13:38PM +0800, Stu Hsieh wrote:
> Add MIPI-CSI2 dt-binding for Mediatek MT2712 SoC
>
> Signed-off-by: Stu Hsieh <stu.hsieh@mediatek.com>
> ---
> .../bindings/media/mediatek-mipicsi-camsv.txt | 53 ++++++++++++++++++
> .../media/mediatek-mipicsi-common.txt | 19 +++++++
> .../bindings/media/mediatek-mipicsi.txt | 54 +++++++++++++++++++
> 3 files changed, 126 insertions(+)
> create mode 100644 Documentation/devicetree/bindings/media/mediatek-mipicsi-camsv.txt
> create mode 100644 Documentation/devicetree/bindings/media/mediatek-mipicsi-common.txt
> create mode 100644 Documentation/devicetree/bindings/media/mediatek-mipicsi.txt
>
> diff --git a/Documentation/devicetree/bindings/media/mediatek-mipicsi-camsv.txt b/Documentation/devicetree/bindings/media/mediatek-mipicsi-camsv.txt
> new file mode 100644
> index 000000000000..5f34974f12ac
> --- /dev/null
> +++ b/Documentation/devicetree/bindings/media/mediatek-mipicsi-camsv.txt
> @@ -0,0 +1,53 @@
> +* Mediatek MIPI-CSI2 receiver camsv
> +
> +Mediatek MIPI-CSI2 receiver camsv transfer data to DRAM in Mediatek SoCs
> +
> +Required properties:
compatible?
> +- reg : physical base address of the mipicsi receiver registers and length of
> + memory mapped region.
How many regions? Looks like 2.
> +- clocks: device clocks, see
> + Documentation/devicetree/bindings/clock/clock-bindings.txt for details.
> +- interrupts : interrupt number to the interrupt controller.
> +
> +Example:
> + seninf1_mux_camsv0: seninf_mux_camsv@15002100 {
Node names should be generic.
mipi-csi@...
Or maybe not as that's the last block...
> + reg = <0 0x15002120 0 0x40>,
> + <0 0x15004000 0 0x1000>;
> + clocks = <&imgsys CLK_IMG_CAM_SV_EN>;
> + interrupts = <GIC_SPI 222 IRQ_TYPE_LEVEL_LOW>;
> + };
> +
> + seninf2_mux_camsv1: seninf_mux_camsv@15002500 {
> + reg = <0 0x15002520 0 0x40>,
> + <0 0x15005000 0 0x1000>;
> + clocks = <&imgsys CLK_IMG_CAM_SV_EN>;
> + interrupts = <GIC_SPI 223 IRQ_TYPE_LEVEL_LOW>;
> + };
> +
> + seninf3_mux_camsv2: seninf_mux_camsv@15002900 {
> + reg = <0 0x15002920 0 0x40>,
> + <0 0x15006000 0 0x1000>;
> + clocks = <&imgsys CLK_IMG_CAM_SV1_EN>;
> + interrupts = <GIC_SPI 268 IRQ_TYPE_LEVEL_LOW>;
> + };
> +
> + seninf4_mux_camsv3: seninf_mux_camsv@15002D00 {
> + reg = <0 0x15002D20 0 0x40>,
> + <0 0x15007000 0 0x1000>;
> + clocks = <&imgsys CLK_IMG_CAM_SV1_EN>;
> + interrupts = <GIC_SPI 269 IRQ_TYPE_LEVEL_LOW>;
> + };
> +
> + seninf5_mux_camsv4: seninf_mux_camsv@15003100 {
> + reg = <0 0x15003120 0 0x40>,
> + <0 0x15008000 0 0x1000>;
> + clocks = <&imgsys CLK_IMG_CAM_SV2_EN>;
> + interrupts = <GIC_SPI 270 IRQ_TYPE_LEVEL_LOW>;
> + };
> +
> + seninf6_mux_camsv5: seninf_mux_camsv@15003500 {
> + reg = <0 0x15003520 0 0x40>,
> + <0 0x15009000 0 0x1000>;
> + clocks = <&imgsys CLK_IMG_CAM_SV2_EN>;
> + interrupts = <GIC_SPI 271 IRQ_TYPE_LEVEL_LOW>;
> + };
> diff --git a/Documentation/devicetree/bindings/media/mediatek-mipicsi-common.txt b/Documentation/devicetree/bindings/media/mediatek-mipicsi-common.txt
> new file mode 100644
> index 000000000000..a67c744b75f0
> --- /dev/null
> +++ b/Documentation/devicetree/bindings/media/mediatek-mipicsi-common.txt
> @@ -0,0 +1,19 @@
> +* Mediatek MIPI-CSI2 receiver common
> +
> +Mediatek MIPI-CSI2 receiver is the MIPI Signal capture hardware present in Mediatek SoCs
> +
> +Required properties:
> +- compatible: should be "mediatek,mt2712-mipicsi-common"
> +- reg : physical base address of the mipicsi receiver registers and length of
> + memory mapped region.
> +- clocks: device clocks, see
> + Documentation/devicetree/bindings/clock/clock-bindings.txt for details.
> +
> +
> +Example:
> + mipicsi: mipicsi@15002000 {
> + compatible = "mediatek,mt2712-mipicsi-common", "syscon";
> + reg = <0 0x15002000 0 0x10>;
> + clocks = <&imgsys CLK_IMG_SENINF_CAM_EN>,
> + <&imgsys CLK_IMG_SENINF_SCAM_EN>;
> + };
> diff --git a/Documentation/devicetree/bindings/media/mediatek-mipicsi.txt b/Documentation/devicetree/bindings/media/mediatek-mipicsi.txt
> new file mode 100644
> index 000000000000..24741ed62b25
> --- /dev/null
> +++ b/Documentation/devicetree/bindings/media/mediatek-mipicsi.txt
> @@ -0,0 +1,54 @@
> +* Mediatek MIPI-CSI2 receiver
> +
> +Mediatek MIPI-CSI2 receiver is the MIPI Signal capture hardware present in Mediatek SoCs
What's the difference with this and the prior block? Same text...
> +
> +Required properties:
> +- compatible: should be "mediatek,mt2712-mipicsi"
> +- reg : physical base address of the mipicsi receiver registers and length of
> + memory mapped region.
> +- power-domains: a phandle to the power domain, see
> + Documentation/devicetree/bindings/power/power_domain.txt for details.
> +- mediatek,larb: must contain the local arbiters in the current Socs, see
> + Documentation/devicetree/bindings/memory-controllers/mediatek,smi-larb.txt
> + for details.
> +- iommus: should point to the respective IOMMU block with master port as
> + argument, see Documentation/devicetree/bindings/iommu/mediatek,iommu.txt
> + for details.
> +- mediatek,seninf_mux_camsv: seninf_mux_camsv the data go through of the mipicsi port
s/_/-/
How many entries? Needs a reference to the binding doc.
> +- mediatek,mipicsiid: the id of the mipicsi port
If this is for the 'mediatek,mipicsi' block, then just make the id a
cell value in the 'mediatek,mipicsi' prop.
> +- mediatek,mipicsi: the common component of the two mipicsi port
> +
> +Example:
I'd prefer one complete example showing all 3 components in this file
rather than piecemeal.
> + mipicsi0: mipicsi@10217000 {
> + compatible = "mediatek,mt2712-mipicsi";
> + mediatek,mipicsi = <&mipicsi>;
> + iommus = <&iommu0 M4U_PORT_CAM_DMA0>,
> + <&iommu0 M4U_PORT_CAM_DMA1>;
> + mediatek,larb = <&larb2>;
> + power-domains = <&scpsys MT2712_POWER_DOMAIN_ISP>;
> +
> + mediatek,seninf_mux_camsv = <&seninf1_mux_camsv0
> + &seninf2_mux_camsv1
> + &seninf3_mux_camsv2
> + &seninf4_mux_camsv3>;
> + reg = <0 0x10217000 0 0x60>,
> + <0 0x15002100 0 0x4>,
> + <0 0x15002300 0 0x100>;
> + mediatek,mipicsiid = <0>;
> + status="disabled";
Don't should status in examples.
> + };
> +
> + mipicsi1: mipicsi@10218000 {
This example doesn't add anything.
> + compatible = "mediatek,mt2712-mipicsi";
> + mediatek,mipicsi = <&mipicsi>;
> + iommus = <&iommu0 M4U_PORT_CAM_DMA2>;
> + mediatek,larb = <&larb2>;
> + power-domains = <&scpsys MT2712_POWER_DOMAIN_ISP>;
> + mediatek,seninf_mux_camsv = <&seninf5_mux_camsv4
> + &seninf6_mux_camsv5>;
> + reg = <0 0x10218000 0 0x60>,
> + <0 0x15002500 0 0x4>,
> + <0 0x15002700 0 0x100>;
> + mediatek,mipicsiid = <1>;
> + status="disabled";
> + };
> \ No newline at end of file
Fix this...
> --
> 2.18.0
>
^ permalink raw reply [flat|nested] 17+ messages in thread
* [PATCH v3 02/13] [media] mtk-mipicsi: add mediatek mipicsi driver for mt2712
2019-05-14 6:13 [PATCH v3 00/13] Add mediatek mipicsi driver for Mediatek SOC MT2712 Stu Hsieh
2019-05-14 6:13 ` [PATCH v3 01/13] dt-bindings: media: Add binding for MT2712 MIPI-CSI2 Stu Hsieh
@ 2019-05-14 6:13 ` Stu Hsieh
2019-05-17 7:37 ` CK Hu
2019-05-14 6:13 ` [PATCH v3 03/13] [media] mtk-mipicsi: register the soc_camera host Stu Hsieh
` (10 subsequent siblings)
12 siblings, 1 reply; 17+ messages in thread
From: Stu Hsieh @ 2019-05-14 6:13 UTC (permalink / raw)
To: Mauro Carvalho Chehab, Rob Herring, CK Hu
Cc: Mark Rutland, Matthias Brugger, Stu Hsieh, linux-media,
devicetree, linux-kernel, linux-arm-kernel, linux-mediatek,
srv_heupstream
This patch add mediatek mipicsi driver for mt2712,
including probe function to get the value from device tree,
and register to v4l2 the host device.
Signed-off-by: Stu Hsieh <stu.hsieh@mediatek.com>
---
drivers/media/platform/mtk-mipicsi/Makefile | 4 +
.../media/platform/mtk-mipicsi/mtk_mipicsi.c | 587 ++++++++++++++++++
2 files changed, 591 insertions(+)
create mode 100644 drivers/media/platform/mtk-mipicsi/Makefile
create mode 100644 drivers/media/platform/mtk-mipicsi/mtk_mipicsi.c
diff --git a/drivers/media/platform/mtk-mipicsi/Makefile b/drivers/media/platform/mtk-mipicsi/Makefile
new file mode 100644
index 000000000000..326a5e3808fa
--- /dev/null
+++ b/drivers/media/platform/mtk-mipicsi/Makefile
@@ -0,0 +1,4 @@
+mtk-mipicsi-y += mtk_mipicsi.o
+
+obj-$(CONFIG_VIDEO_MEDIATEK_MIPICSI) += mtk-mipicsi.o
+
diff --git a/drivers/media/platform/mtk-mipicsi/mtk_mipicsi.c b/drivers/media/platform/mtk-mipicsi/mtk_mipicsi.c
new file mode 100644
index 000000000000..4ae5b88abc5f
--- /dev/null
+++ b/drivers/media/platform/mtk-mipicsi/mtk_mipicsi.c
@@ -0,0 +1,587 @@
+// SPDX-License-Identifier: GPL-2.0
+/*
+ * Copyright (C) 2017 MediaTek Inc.
+ * Author: Ricky Zhang <ricky.zhang@mediatek.com>
+ * Baoyin Zhang <baoyin.zhang@mediatek.com>
+ * Alan Yue <alan.yue@mediatek.com>
+ * Stu Hsieh <stu.hsieh@mediatek.com>
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * http://www.gnu.org/licenses/gpl-2.0.html for more details.
+ */
+
+#include <linux/init.h>
+#include <linux/module.h>
+#include <linux/io.h>
+#include <linux/delay.h>
+#include <linux/dma-mapping.h>
+#include <linux/err.h>
+#include <linux/errno.h>
+#include <linux/fs.h>
+#include <linux/interrupt.h>
+#include <linux/kernel.h>
+#include <linux/mm.h>
+#include <linux/moduleparam.h>
+#include <linux/device.h>
+#include <linux/platform_device.h>
+#include <linux/clk.h>
+#include <linux/sched.h>
+#include <linux/slab.h>
+#include <linux/pm_runtime.h>
+#include <linux/iommu.h>
+#include <linux/of.h>
+#include <linux/of_platform.h>
+#include <media/v4l2-common.h>
+#include <media/v4l2-dev.h>
+#include <media/videobuf2-dma-contig.h>
+#include <media/soc_camera.h>
+#include <media/drv-intf/soc_mediabus.h>
+#include <media/videobuf2-core.h>
+#include <linux/videodev2.h>
+#include <soc/mediatek/smi.h>
+#include <linux/regmap.h>
+#include <linux/mfd/syscon.h>
+
+#define MTK_MIPICSI_DRV_NAME "mtk-mipicsi"
+#define MTK_PLATFORM_STR "platform:mt2712"
+#define MIPICSI_COMMON_CLK 2
+#define MTK_CAMDMA_MAX_NUM 4U
+#define MIPICSI_CLK (MIPICSI_COMMON_CLK + MTK_CAMDMA_MAX_NUM)
+
+#define MIPI_RX_ANA00_CSI 0x00
+#define MIPI_RX_ANA04_CSI 0x04
+#define MIPI_RX_ANA08_CSI 0x08
+#define MIPI_RX_ANA0C_CSI 0x0c
+#define MIPI_RX_ANA10_CSI 0x10
+#define MIPI_RX_ANA20_CSI 0x20
+#define MIPI_RX_ANA24_CSI 0x24
+#define MIPI_RX_ANA4C_CSI 0x4c
+#define MIPI_RX_ANA50_CSI 0x50
+
+#define SENINF_CTRL 0x00
+
+#define SENINF_NCSI2_CAL_24 0x24
+#define SENINF_NCSI2_CAL_38 0x38
+#define SENINF_NCSI2_CAL_3C 0x3C
+#define SENINF_NCSI2_CTL 0xA0
+#define SENINF_NCSI2_LNRD_TIMING 0xA8
+#define SENINF_NCSI2_INT_EN 0xB0
+#define SENINF_NCSI2_INT_STATUS 0xB4
+#define SENINF_NCSI2_DBG_SEL 0xB8
+#define SENINF_NCSI2_HSRX_DBG 0xD8
+#define SENINF_NCSI2_DI 0xDC
+#define SENINF_NCSI2_DI_CTRL 0xE4
+
+#define SENINF_TOP_CTRL 0x00
+#define SENINF_TOP_CMODEL_PAR 0x04
+#define SENINF_TOP_MUX 0x08
+
+#define SENINF_MUX_CTRL 0x00
+
+#define CAMSV_MODULE_EN 0x10
+#define CAMSV_FMT_SEL 0x14
+#define CAMSV_INT_EN 0x18
+#define CAMSV_CLK_EN 0x30
+
+#define CAMSV_TG_SEN_MODE 0x500
+#define CAMSV_TG_SEN_GRAB_PXL 0x508
+#define CAMSV_TG_SEN_GRAB_LIN 0x50C
+#define CAMSV_TG_PATH_CFG 0x510
+
+#define IMGO_XSIZE 0x230
+#define IMGO_YSIZE 0x234
+#define IMGO_STRIDE 0x238
+#define DMA_FRAME_HEADER_EN 0xE00
+
+struct mtk_mipicsi_dev {
+ struct platform_device *pdev;
+ unsigned int camsv_num;
+ struct device *larb_pdev;
+ void __iomem *ana;
+ void __iomem *seninf_ctrl;
+ void __iomem *seninf;
+ struct regmap *seninf_top;
+ void __iomem *seninf_mux[MTK_CAMDMA_MAX_NUM];
+ void __iomem *camsv[MTK_CAMDMA_MAX_NUM];
+ int clk_num;
+ struct clk *clk[MIPICSI_CLK];
+};
+
+#define MTK_MIPICSI_BUS_PARAM (V4L2_MBUS_MASTER | \
+ V4L2_MBUS_HSYNC_ACTIVE_HIGH | \
+ V4L2_MBUS_HSYNC_ACTIVE_LOW | \
+ V4L2_MBUS_VSYNC_ACTIVE_HIGH | \
+ V4L2_MBUS_VSYNC_ACTIVE_LOW | \
+ V4L2_MBUS_PCLK_SAMPLE_RISING | \
+ V4L2_MBUS_PCLK_SAMPLE_FALLING | \
+ V4L2_MBUS_DATA_ACTIVE_HIGH)
+
+static void mtk_mipicsi_ana_init(void __iomem *base)
+{
+ writel(0xFEFBEFBEU & readl(base + MIPI_RX_ANA4C_CSI),
+ base + MIPI_RX_ANA4C_CSI);
+ writel(0xFEFBEFBEU & readl(base + MIPI_RX_ANA50_CSI),
+ base + MIPI_RX_ANA50_CSI);
+
+ /* clock lane and lane0-lane3 input select */
+ writel(8UL | readl(base + MIPI_RX_ANA00_CSI),
+ base + MIPI_RX_ANA00_CSI);
+ writel(8UL | readl(base + MIPI_RX_ANA04_CSI),
+ base + MIPI_RX_ANA04_CSI);
+ writel(8UL | readl(base + MIPI_RX_ANA08_CSI),
+ base + MIPI_RX_ANA08_CSI);
+ writel(8UL | readl(base + MIPI_RX_ANA0C_CSI),
+ base + MIPI_RX_ANA0C_CSI);
+ writel(8UL | readl(base + MIPI_RX_ANA10_CSI),
+ base + MIPI_RX_ANA10_CSI);
+
+ /* BG chopper clock and CSI BG enable */
+ writel(11UL | readl(base + MIPI_RX_ANA24_CSI),
+ base + MIPI_RX_ANA24_CSI);
+ mdelay(1);
+
+ /* LDO core bias enable */
+ writel(0xFF030003U | readl(base + MIPI_RX_ANA20_CSI),
+ base + MIPI_RX_ANA20_CSI);
+ mdelay(1);
+}
+
+static void mtk_mipicsi_seninf_ctrl_init(void __iomem *base)
+{
+ /*seninf enable. select NCSI2 as seninif input source */
+ writel(0x8001U, base + SENINF_CTRL);
+}
+
+static void mtk_mipicsi_seninf_init(void __iomem *base)
+{
+ writel(1U, base + SENINF_NCSI2_CAL_38);
+ writel(0x00051545U, base + SENINF_NCSI2_CAL_3C);
+ writel(5U, base + SENINF_NCSI2_CAL_38);
+ mdelay(1);
+ writel(4U, base + SENINF_NCSI2_CAL_38);
+ writel(0U, base + SENINF_NCSI2_CAL_3C);
+ writel(0x11U, base + SENINF_NCSI2_DBG_SEL);
+ writel(0x189617FU, base + SENINF_NCSI2_CTL);
+ writel(~(1UL << 27) & readl(base + SENINF_NCSI2_CTL),
+ base + SENINF_NCSI2_CTL);
+ writel((1UL << 27) | readl(base + SENINF_NCSI2_CTL),
+ base + SENINF_NCSI2_CTL);
+ writel(0x2800U, base + SENINF_NCSI2_LNRD_TIMING);
+ writel(0x7FFFU, base + SENINF_NCSI2_INT_STATUS);
+ writel(0x7FCFFFFEU, base + SENINF_NCSI2_INT_EN);
+ writel(0xE4000000U, base + SENINF_NCSI2_CAL_24);
+ writel(0xFFFFFF00U & readl(base + SENINF_NCSI2_DBG_SEL),
+ base + SENINF_NCSI2_DBG_SEL);
+ writel(0xFFFFFF45U | readl(base + SENINF_NCSI2_DBG_SEL),
+ base + SENINF_NCSI2_DBG_SEL);
+ writel(0xFFFFFFEFU & readl(base + SENINF_NCSI2_HSRX_DBG),
+ base + SENINF_NCSI2_HSRX_DBG);
+ writel(0x01010101U, base + SENINF_NCSI2_DI_CTRL);
+ writel(0x03020100U, base + SENINF_NCSI2_DI);
+ writel(0x10, base + SENINF_NCSI2_DBG_SEL);
+}
+
+static void mtk_mipicsi_seninf_top_init(struct regmap *regmap)
+{
+ (void)regmap_write(regmap, SENINF_TOP_CTRL, 0x00010C00U);
+ (void)regmap_write(regmap, SENINF_TOP_CMODEL_PAR, 0x00079871);
+ (void)regmap_write(regmap, SENINF_TOP_MUX, 0x11110000);
+}
+
+static void mtk_mipicsi_seninf_mux_init(void __iomem *base, unsigned int ch)
+{
+ unsigned int mux_ctrl_val = (((0x9EFF8U + ch) << 12U) | 0x180U);
+
+ /* select seninf_mux1-4 as input for NCSI2 VC0-3*/
+ writel(mux_ctrl_val, base + SENINF_MUX_CTRL);
+}
+
+static void mtk_mipicsi_camsv_csr_init(void __iomem *base)
+{
+ /* double buffer enable. IMGO enable. PAK sel. TG enable */
+ writel(0x40000019U, base + CAMSV_MODULE_EN);
+ /* IMGO DP, PAK DP and TG clk enable */
+ writel(0x00008005U, base + CAMSV_CLK_EN);
+ /* 0: raw8, 1:raw10, 2:raw12, 3:YUV422, 4:raw14, 7:JPEG */
+ writel(0x00000003U, base + CAMSV_FMT_SEL);
+ /* write clear enable. pass1 down interrupt enable */
+ writel(0x80000400U, base + CAMSV_INT_EN);
+}
+
+static void mtk_mipicsi_camsv_tg_init(void __iomem *base, u32 b, u32 h)
+{
+ /* bit[30:16] grab end pixel clock number.
+ * bit[14:0] grab start pixel clock number
+ */
+ writel(b << 16U, base + CAMSV_TG_SEN_GRAB_PXL);
+ /* bit[29:16] end line number. bit[13:0] start line number */
+ writel(h << 16U, base + CAMSV_TG_SEN_GRAB_LIN);
+ /* YUV sensor unsigned to signed enable */
+ writel(0x1000U, base + CAMSV_TG_PATH_CFG);
+ /* cmos enable YUV422 mode */
+ writel(3U, base + CAMSV_TG_SEN_MODE);
+}
+
+static void mtk_mipicsi_camsv_dma_init(void __iomem *base, u32 b, u32 h)
+{
+ /* enable SW format setting. YUV format. 16bit */
+ writel(0x01810000U | b, base + IMGO_STRIDE);
+ /* b -1 bytes per line to write */
+ writel(b - 1U, base + IMGO_XSIZE);
+ /* w - 1 lines to write */
+ writel(h - 1U, base + IMGO_YSIZE);
+ /* disable frame header function */
+ writel(0U, base + DMA_FRAME_HEADER_EN);
+}
+
+static void mtk_mipicsi_camsv_init(void __iomem *base, u32 b, u32 h)
+{
+ mtk_mipicsi_camsv_csr_init(base);
+ mtk_mipicsi_camsv_tg_init(base, b, h);
+ mtk_mipicsi_camsv_dma_init(base, b, h);
+}
+
+static void mtk_mipicsi_reg_init(struct mtk_mipicsi_dev *mipicsi)
+{
+ unsigned int i;
+
+ mtk_mipicsi_ana_init(mipicsi->ana);
+ mtk_mipicsi_seninf_ctrl_init(mipicsi->seninf_ctrl);
+ mtk_mipicsi_seninf_init(mipicsi->seninf);
+ mtk_mipicsi_seninf_top_init(mipicsi->seninf_top);
+
+ for (i = 0U; i < mipicsi->camsv_num; ++i) {
+ u32 b = mipicsi->bytesperline;
+ u32 h = mipicsi->height;
+
+ mtk_mipicsi_seninf_mux_init(mipicsi->seninf_mux[i], i);
+ mtk_mipicsi_camsv_init(mipicsi->camsv[i], b, h);
+ }
+}
+
+static int mtk_mipicsi_pm_suspend(struct device *dev)
+{
+ struct mtk_mipicsi_dev *mipicsi = dev_get_drvdata(dev);
+ int ret = 0;
+ int i = 0;
+
+ /* close digtal and analog clock */
+ for (i = 0; i < mipicsi->clk_num; ++i)
+ clk_disable_unprepare(mipicsi->clk[i]);
+
+ if (mipicsi->larb_pdev != NULL)
+ mtk_smi_larb_put(mipicsi->larb_pdev);
+
+ return ret;
+}
+
+static int mtk_mipicsi_suspend(struct device *dev)
+{
+ if (pm_runtime_suspended(dev))
+ return 0;
+
+ return mtk_mipicsi_pm_suspend(dev);
+}
+
+static int mtk_mipicsi_pm_resume(struct device *dev)
+{
+ struct mtk_mipicsi_dev *mipicsi = dev_get_drvdata(dev);
+ int ret = 0;
+ int i = 0;
+
+ if (mipicsi->larb_pdev != NULL) {
+ ret = mtk_smi_larb_get(mipicsi->larb_pdev);
+ if (ret != 0)
+ return ret;
+ }
+
+ /* enable digtal clock */
+ for (i = 0; i < mipicsi->clk_num; ++i)
+ (void)clk_prepare_enable(mipicsi->clk[i]);
+
+ mtk_mipicsi_reg_init(mipicsi);
+ return ret;
+}
+
+static int mtk_mipicsi_resume(struct device *dev)
+{
+ if (pm_runtime_suspended(dev))
+ return 0;
+
+ return mtk_mipicsi_pm_resume(dev);
+}
+
+static const struct dev_pm_ops mtk_mipicsi_pm = {
+ SET_SYSTEM_SLEEP_PM_OPS(mtk_mipicsi_suspend, mtk_mipicsi_resume)
+ SET_RUNTIME_PM_OPS(mtk_mipicsi_pm_suspend,
+ mtk_mipicsi_pm_resume, NULL)
+};
+
+static int seninf_mux_camsv_node_parse(struct mtk_mipicsi_dev *mipicsi,
+ int index)
+{
+ struct clk *clk = NULL;
+ struct device *dev = NULL;
+ struct resource *res = NULL;
+ struct platform_device *camdma_pdev = NULL;
+ struct platform_device *pdev = NULL;
+ struct device_node *np = NULL;
+
+ if (mipicsi == NULL)
+ return -EINVAL;
+
+ dev = &mipicsi->pdev->dev;
+ pdev = mipicsi->pdev;
+
+ np = of_parse_phandle(dev->of_node,
+ "mediatek,seninf_mux_camsv", index);
+ if (np == NULL) {
+ dev_err(dev, "no NO.%d mediatek,seninf_mux_camsv node\n",
+ index);
+ return -ENODEV;
+ }
+
+ camdma_pdev = of_find_device_by_node(np);
+ of_node_put(np);
+ if (camdma_pdev == NULL) {
+ camdma_pdev = of_platform_device_create(np, NULL,
+ platform_bus_type.dev_root);
+ if (camdma_pdev == NULL)
+ return -EPROBE_DEFER;
+ }
+
+ clk = of_clk_get(np, 0);
+ if (clk == NULL) {
+ dev_err(dev, "get clk fail in %s node\n", np->full_name);
+ return -ENODEV;
+ }
+ mipicsi->clk[index] = clk;
+
+ res = platform_get_resource(camdma_pdev, IORESOURCE_MEM, 0);
+ if (res == NULL) {
+ dev_err(dev, "get seninf_mux memory failed in %s node\n",
+ np->full_name);
+ return -ENODEV;
+ }
+ mipicsi->seninf_mux[index] =
+ devm_ioremap_resource(&camdma_pdev->dev, res);
+
+ res = platform_get_resource(camdma_pdev, IORESOURCE_MEM, 1);
+ if (res == NULL) {
+ dev_err(dev, "get camsv memory failed in %s node\n",
+ np->full_name);
+ return -ENODEV;
+ }
+ mipicsi->camsv[index] =
+ devm_ioremap_resource(&camdma_pdev->dev, res);
+
+ dev_info(dev, "%s parse done\n", np->full_name);
+
+ return 0;
+}
+
+static int mtk_mipicsi_common_node_parse(struct mtk_mipicsi_dev *mipicsi,
+ struct device_node *node)
+{
+ int i = 0;
+ struct regmap *seninf_top = NULL;
+ struct device *dev = NULL;
+ struct platform_device *pdev = NULL;
+ struct clk *clk = NULL;
+
+ if ((mipicsi == NULL) || (node == NULL))
+ return -EINVAL;
+
+ dev = &mipicsi->pdev->dev;
+ pdev = mipicsi->pdev;
+
+ /* All the mipicsi HW share the same seninf_top */
+ seninf_top = syscon_regmap_lookup_by_phandle(dev->of_node,
+ "mediatek,mipicsi");
+ if (seninf_top == NULL) {
+ dev_err(dev, "Missing mediadek,mipicsi in %s node\n",
+ node->full_name);
+ return -EINVAL;
+ }
+ mipicsi->seninf_top = seninf_top;
+
+ /* get IMG_SENINF_CAM_EN and IMG_SENINF_SCAM_EN clk*/
+ mipicsi->clk_num = mipicsi->camsv_num;
+
+ for (i = 0; i < MIPICSI_COMMON_CLK; ++i) {
+ clk = of_clk_get(node, i);
+ if (clk == NULL) {
+ dev_err(dev, "get clk fail in %s node\n",
+ node->full_name);
+ return -EINVAL;
+ }
+ mipicsi->clk[mipicsi->clk_num] = clk;
+ ++mipicsi->clk_num;
+ }
+
+ dev_info(dev, "%s parse done\n", node->full_name);
+
+ return 0;
+}
+
+static int mtk_mipicsi_node_parse(struct mtk_mipicsi_dev *mipicsi)
+{
+ int ret;
+ int camsv_num = 0;
+ int i;
+ struct device *dev = NULL;
+ struct resource *res = NULL;
+ struct device_node *common_node = NULL;
+ struct platform_device *pdev = NULL;
+
+ if (mipicsi == NULL)
+ return -EINVAL;
+
+ dev = &mipicsi->pdev->dev;
+ pdev = mipicsi->pdev;
+
+ /* get and parse seninf_mux_camsv */
+ camsv_num = of_count_phandle_with_args(dev->of_node,
+ "mediatek,seninf_mux_camsv", NULL);
+ if (camsv_num <= 0) {
+ dev_err(dev, "no mediatek,seninf_mux_camsv\n");
+ return -EINVAL;
+ }
+ mipicsi->camsv_num = camsv_num;
+ dev_info(dev, "there are %d camsv node\n", camsv_num);
+
+ for (i = 0; i < mipicsi->camsv_num; ++i) {
+ ret = seninf_mux_camsv_node_parse(mipicsi, i);
+ if ((ret < 0) && (ret != -EPROBE_DEFER)) {
+ dev_err(dev,
+ "NO.%d seninf_mux_camsv node parse fail\n", i);
+ return ret;
+ }
+ }
+
+ /* get mediatek,mipicsi node and its resource */
+ common_node = of_parse_phandle(dev->of_node, "mediatek,mipicsi", 0);
+ if (common_node == NULL) {
+ dev_err(dev, "no mediadek,mipicsi\n");
+ return -EINVAL;
+ }
+
+ ret = mtk_mipicsi_common_node_parse(mipicsi, common_node);
+ if (ret < 0)
+ return ret;
+
+ /*get ana and seninf reg*/
+ res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
+ if (res == NULL) {
+ dev_err(dev, "get ana register failed\n");
+ return -ENODEV;
+ }
+ mipicsi->ana = devm_ioremap_resource(&pdev->dev, res);
+
+ res = platform_get_resource(pdev, IORESOURCE_MEM, 1);
+ if (res == NULL) {
+ dev_err(dev, "get seninf_ctrl register failed\n");
+ return -ENODEV;
+ }
+ mipicsi->seninf_ctrl = devm_ioremap_resource(&pdev->dev, res);
+
+ res = platform_get_resource(pdev, IORESOURCE_MEM, 2);
+ if (res == NULL) {
+ dev_err(dev, "get seninf register failed\n");
+ return -ENODEV;
+ }
+ mipicsi->seninf = devm_ioremap_resource(&pdev->dev, res);
+
+ dev_info(dev, "mipicsi node parse done\n");
+
+ return 0;
+}
+
+static int mtk_mipicsi_probe(struct platform_device *pdev)
+{
+ struct mtk_mipicsi_dev *mipicsi = NULL;
+ int ret = 0;
+ struct iommu_domain *iommu = NULL;
+ struct device_node *larb_node = NULL;
+ struct platform_device *larb_pdev = NULL;
+
+ iommu = iommu_get_domain_for_dev(&pdev->dev);
+ if (iommu == NULL) {
+ dev_err(&pdev->dev, "Waiting iommu driver ready...\n");
+ return -EPROBE_DEFER;
+ }
+
+ larb_node = of_parse_phandle(pdev->dev.of_node, "mediatek,larb", 0);
+ if (larb_node == NULL) {
+ dev_err(&pdev->dev, "Missing mediadek,larb in %s node\n",
+ pdev->dev.of_node->full_name);
+ return -EINVAL;
+ }
+
+ larb_pdev = of_find_device_by_node(larb_node);
+ if (larb_pdev == NULL || !larb_pdev->dev.driver) {
+ dev_err(&pdev->dev, "Waiting for larb device %s\n",
+ larb_node->full_name);
+ return -EPROBE_DEFER;
+ }
+ of_node_put(larb_node);
+
+ mipicsi = devm_kzalloc(&pdev->dev, sizeof(*mipicsi), GFP_KERNEL);
+ if (mipicsi == NULL)
+ return -ENOMEM;
+
+ mipicsi->pdev = pdev;
+ mipicsi->larb_pdev = &larb_pdev->dev;
+
+ ret = mtk_mipicsi_node_parse(mipicsi);
+ if (ret < 0)
+ return ret;
+
+ pm_runtime_enable(&pdev->dev);
+
+ ret = vb2_dma_contig_set_max_seg_size(&pdev->dev, DMA_BIT_MASK(32U));
+ if (ret != 0) {
+ dev_err(&pdev->dev, "dma set max seg size fail\n");
+ goto clean;
+ }
+
+ dev_set_drvdata(&pdev->dev, mipicsi);
+
+ dev_info(&pdev->dev, "probe done\n");
+ return ret;
+clean:
+ pm_runtime_disable(&pdev->dev);
+ return ret;
+}
+
+static int mtk_mipicsi_remove(struct platform_device *pdev)
+{
+ pm_runtime_disable(&pdev->dev);
+
+ return 0;
+}
+
+static const struct of_device_id mtk_mipicsi_of_match[] = {
+ { .compatible = "mediatek,mt2712-mipicsi", },
+ {},
+};
+
+static struct platform_driver mtk_mipicsi_driver = {
+ .driver = {
+ .name = MTK_MIPICSI_DRV_NAME,
+ .pm = &mtk_mipicsi_pm,
+ .of_match_table = of_match_ptr(mtk_mipicsi_of_match),
+ },
+ .probe = mtk_mipicsi_probe,
+ .remove = mtk_mipicsi_remove,
+};
+
+module_platform_driver(mtk_mipicsi_driver);
+MODULE_DESCRIPTION("MediaTek SoC Camera Host driver");
+MODULE_LICENSE("GPL v2");
--
2.18.0
^ permalink raw reply related [flat|nested] 17+ messages in thread* Re: [PATCH v3 02/13] [media] mtk-mipicsi: add mediatek mipicsi driver for mt2712
2019-05-14 6:13 ` [PATCH v3 02/13] [media] mtk-mipicsi: add mediatek mipicsi driver for mt2712 Stu Hsieh
@ 2019-05-17 7:37 ` CK Hu
0 siblings, 0 replies; 17+ messages in thread
From: CK Hu @ 2019-05-17 7:37 UTC (permalink / raw)
To: Stu Hsieh
Cc: Mauro Carvalho Chehab, Rob Herring, Mark Rutland,
Matthias Brugger, linux-media, devicetree, linux-kernel,
linux-arm-kernel, linux-mediatek, srv_heupstream
Hi, Stu:
On Tue, 2019-05-14 at 14:13 +0800, Stu Hsieh wrote:
> This patch add mediatek mipicsi driver for mt2712,
> including probe function to get the value from device tree,
> and register to v4l2 the host device.
>
> Signed-off-by: Stu Hsieh <stu.hsieh@mediatek.com>
> ---
> drivers/media/platform/mtk-mipicsi/Makefile | 4 +
> .../media/platform/mtk-mipicsi/mtk_mipicsi.c | 587 ++++++++++++++++++
> 2 files changed, 591 insertions(+)
> create mode 100644 drivers/media/platform/mtk-mipicsi/Makefile
> create mode 100644 drivers/media/platform/mtk-mipicsi/mtk_mipicsi.c
>
> diff --git a/drivers/media/platform/mtk-mipicsi/Makefile b/drivers/media/platform/mtk-mipicsi/Makefile
> new file mode 100644
> index 000000000000..326a5e3808fa
> --- /dev/null
> +++ b/drivers/media/platform/mtk-mipicsi/Makefile
> @@ -0,0 +1,4 @@
> +mtk-mipicsi-y += mtk_mipicsi.o
> +
> +obj-$(CONFIG_VIDEO_MEDIATEK_MIPICSI) += mtk-mipicsi.o
> +
> diff --git a/drivers/media/platform/mtk-mipicsi/mtk_mipicsi.c b/drivers/media/platform/mtk-mipicsi/mtk_mipicsi.c
> new file mode 100644
> index 000000000000..4ae5b88abc5f
> --- /dev/null
> +++ b/drivers/media/platform/mtk-mipicsi/mtk_mipicsi.c
> @@ -0,0 +1,587 @@
> +// SPDX-License-Identifier: GPL-2.0
> +/*
> + * Copyright (C) 2017 MediaTek Inc.
> + * Author: Ricky Zhang <ricky.zhang@mediatek.com>
> + * Baoyin Zhang <baoyin.zhang@mediatek.com>
> + * Alan Yue <alan.yue@mediatek.com>
> + * Stu Hsieh <stu.hsieh@mediatek.com>
> + *
> + * This program is free software; you can redistribute it and/or modify
> + * it under the terms of the GNU General Public License version 2 as
> + * published by the Free Software Foundation.
> + *
> + * This program is distributed in the hope that it will be useful,
> + * but WITHOUT ANY WARRANTY; without even the implied warranty of
> + * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
> + * http://www.gnu.org/licenses/gpl-2.0.html for more details.
> + */
> +
> +#include <linux/init.h>
> +#include <linux/module.h>
> +#include <linux/io.h>
> +#include <linux/delay.h>
> +#include <linux/dma-mapping.h>
> +#include <linux/err.h>
> +#include <linux/errno.h>
> +#include <linux/fs.h>
> +#include <linux/interrupt.h>
> +#include <linux/kernel.h>
> +#include <linux/mm.h>
> +#include <linux/moduleparam.h>
> +#include <linux/device.h>
> +#include <linux/platform_device.h>
> +#include <linux/clk.h>
> +#include <linux/sched.h>
> +#include <linux/slab.h>
> +#include <linux/pm_runtime.h>
> +#include <linux/iommu.h>
> +#include <linux/of.h>
> +#include <linux/of_platform.h>
> +#include <media/v4l2-common.h>
> +#include <media/v4l2-dev.h>
> +#include <media/videobuf2-dma-contig.h>
> +#include <media/soc_camera.h>
> +#include <media/drv-intf/soc_mediabus.h>
> +#include <media/videobuf2-core.h>
> +#include <linux/videodev2.h>
> +#include <soc/mediatek/smi.h>
> +#include <linux/regmap.h>
> +#include <linux/mfd/syscon.h>
> +
> +#define MTK_MIPICSI_DRV_NAME "mtk-mipicsi"
> +#define MTK_PLATFORM_STR "platform:mt2712"
> +#define MIPICSI_COMMON_CLK 2
> +#define MTK_CAMDMA_MAX_NUM 4U
> +#define MIPICSI_CLK (MIPICSI_COMMON_CLK + MTK_CAMDMA_MAX_NUM)
> +
> +#define MIPI_RX_ANA00_CSI 0x00
> +#define MIPI_RX_ANA04_CSI 0x04
> +#define MIPI_RX_ANA08_CSI 0x08
> +#define MIPI_RX_ANA0C_CSI 0x0c
> +#define MIPI_RX_ANA10_CSI 0x10
> +#define MIPI_RX_ANA20_CSI 0x20
> +#define MIPI_RX_ANA24_CSI 0x24
> +#define MIPI_RX_ANA4C_CSI 0x4c
> +#define MIPI_RX_ANA50_CSI 0x50
> +
> +#define SENINF_CTRL 0x00
> +
> +#define SENINF_NCSI2_CAL_24 0x24
> +#define SENINF_NCSI2_CAL_38 0x38
> +#define SENINF_NCSI2_CAL_3C 0x3C
> +#define SENINF_NCSI2_CTL 0xA0
> +#define SENINF_NCSI2_LNRD_TIMING 0xA8
> +#define SENINF_NCSI2_INT_EN 0xB0
> +#define SENINF_NCSI2_INT_STATUS 0xB4
> +#define SENINF_NCSI2_DBG_SEL 0xB8
> +#define SENINF_NCSI2_HSRX_DBG 0xD8
> +#define SENINF_NCSI2_DI 0xDC
> +#define SENINF_NCSI2_DI_CTRL 0xE4
> +
> +#define SENINF_TOP_CTRL 0x00
> +#define SENINF_TOP_CMODEL_PAR 0x04
> +#define SENINF_TOP_MUX 0x08
> +
> +#define SENINF_MUX_CTRL 0x00
> +
> +#define CAMSV_MODULE_EN 0x10
> +#define CAMSV_FMT_SEL 0x14
> +#define CAMSV_INT_EN 0x18
> +#define CAMSV_CLK_EN 0x30
> +
> +#define CAMSV_TG_SEN_MODE 0x500
> +#define CAMSV_TG_SEN_GRAB_PXL 0x508
> +#define CAMSV_TG_SEN_GRAB_LIN 0x50C
> +#define CAMSV_TG_PATH_CFG 0x510
> +
> +#define IMGO_XSIZE 0x230
> +#define IMGO_YSIZE 0x234
> +#define IMGO_STRIDE 0x238
> +#define DMA_FRAME_HEADER_EN 0xE00
> +
> +struct mtk_mipicsi_dev {
> + struct platform_device *pdev;
> + unsigned int camsv_num;
> + struct device *larb_pdev;
> + void __iomem *ana;
> + void __iomem *seninf_ctrl;
> + void __iomem *seninf;
> + struct regmap *seninf_top;
> + void __iomem *seninf_mux[MTK_CAMDMA_MAX_NUM];
> + void __iomem *camsv[MTK_CAMDMA_MAX_NUM];
> + int clk_num;
> + struct clk *clk[MIPICSI_CLK];
> +};
> +
> +#define MTK_MIPICSI_BUS_PARAM (V4L2_MBUS_MASTER | \
> + V4L2_MBUS_HSYNC_ACTIVE_HIGH | \
> + V4L2_MBUS_HSYNC_ACTIVE_LOW | \
> + V4L2_MBUS_VSYNC_ACTIVE_HIGH | \
> + V4L2_MBUS_VSYNC_ACTIVE_LOW | \
> + V4L2_MBUS_PCLK_SAMPLE_RISING | \
> + V4L2_MBUS_PCLK_SAMPLE_FALLING | \
> + V4L2_MBUS_DATA_ACTIVE_HIGH)
> +
> +static void mtk_mipicsi_ana_init(void __iomem *base)
> +{
> + writel(0xFEFBEFBEU & readl(base + MIPI_RX_ANA4C_CSI),
> + base + MIPI_RX_ANA4C_CSI);
> + writel(0xFEFBEFBEU & readl(base + MIPI_RX_ANA50_CSI),
> + base + MIPI_RX_ANA50_CSI);
> +
> + /* clock lane and lane0-lane3 input select */
> + writel(8UL | readl(base + MIPI_RX_ANA00_CSI),
> + base + MIPI_RX_ANA00_CSI);
> + writel(8UL | readl(base + MIPI_RX_ANA04_CSI),
> + base + MIPI_RX_ANA04_CSI);
> + writel(8UL | readl(base + MIPI_RX_ANA08_CSI),
> + base + MIPI_RX_ANA08_CSI);
> + writel(8UL | readl(base + MIPI_RX_ANA0C_CSI),
> + base + MIPI_RX_ANA0C_CSI);
> + writel(8UL | readl(base + MIPI_RX_ANA10_CSI),
> + base + MIPI_RX_ANA10_CSI);
> +
> + /* BG chopper clock and CSI BG enable */
> + writel(11UL | readl(base + MIPI_RX_ANA24_CSI),
> + base + MIPI_RX_ANA24_CSI);
> + mdelay(1);
> +
> + /* LDO core bias enable */
> + writel(0xFF030003U | readl(base + MIPI_RX_ANA20_CSI),
> + base + MIPI_RX_ANA20_CSI);
> + mdelay(1);
> +}
> +
> +static void mtk_mipicsi_seninf_ctrl_init(void __iomem *base)
> +{
> + /*seninf enable. select NCSI2 as seninif input source */
> + writel(0x8001U, base + SENINF_CTRL);
> +}
> +
> +static void mtk_mipicsi_seninf_init(void __iomem *base)
> +{
> + writel(1U, base + SENINF_NCSI2_CAL_38);
> + writel(0x00051545U, base + SENINF_NCSI2_CAL_3C);
> + writel(5U, base + SENINF_NCSI2_CAL_38);
> + mdelay(1);
> + writel(4U, base + SENINF_NCSI2_CAL_38);
> + writel(0U, base + SENINF_NCSI2_CAL_3C);
> + writel(0x11U, base + SENINF_NCSI2_DBG_SEL);
> + writel(0x189617FU, base + SENINF_NCSI2_CTL);
> + writel(~(1UL << 27) & readl(base + SENINF_NCSI2_CTL),
> + base + SENINF_NCSI2_CTL);
> + writel((1UL << 27) | readl(base + SENINF_NCSI2_CTL),
> + base + SENINF_NCSI2_CTL);
> + writel(0x2800U, base + SENINF_NCSI2_LNRD_TIMING);
> + writel(0x7FFFU, base + SENINF_NCSI2_INT_STATUS);
> + writel(0x7FCFFFFEU, base + SENINF_NCSI2_INT_EN);
> + writel(0xE4000000U, base + SENINF_NCSI2_CAL_24);
> + writel(0xFFFFFF00U & readl(base + SENINF_NCSI2_DBG_SEL),
> + base + SENINF_NCSI2_DBG_SEL);
> + writel(0xFFFFFF45U | readl(base + SENINF_NCSI2_DBG_SEL),
> + base + SENINF_NCSI2_DBG_SEL);
> + writel(0xFFFFFFEFU & readl(base + SENINF_NCSI2_HSRX_DBG),
> + base + SENINF_NCSI2_HSRX_DBG);
> + writel(0x01010101U, base + SENINF_NCSI2_DI_CTRL);
> + writel(0x03020100U, base + SENINF_NCSI2_DI);
> + writel(0x10, base + SENINF_NCSI2_DBG_SEL);
> +}
> +
> +static void mtk_mipicsi_seninf_top_init(struct regmap *regmap)
> +{
> + (void)regmap_write(regmap, SENINF_TOP_CTRL, 0x00010C00U);
> + (void)regmap_write(regmap, SENINF_TOP_CMODEL_PAR, 0x00079871);
> + (void)regmap_write(regmap, SENINF_TOP_MUX, 0x11110000);
If the function has return error, why don't you handle the error?
> +}
> +
> +static void mtk_mipicsi_seninf_mux_init(void __iomem *base, unsigned int ch)
> +{
> + unsigned int mux_ctrl_val = (((0x9EFF8U + ch) << 12U) | 0x180U);
> +
> + /* select seninf_mux1-4 as input for NCSI2 VC0-3*/
> + writel(mux_ctrl_val, base + SENINF_MUX_CTRL);
> +}
> +
> +static void mtk_mipicsi_camsv_csr_init(void __iomem *base)
> +{
> + /* double buffer enable. IMGO enable. PAK sel. TG enable */
> + writel(0x40000019U, base + CAMSV_MODULE_EN);
> + /* IMGO DP, PAK DP and TG clk enable */
> + writel(0x00008005U, base + CAMSV_CLK_EN);
> + /* 0: raw8, 1:raw10, 2:raw12, 3:YUV422, 4:raw14, 7:JPEG */
> + writel(0x00000003U, base + CAMSV_FMT_SEL);
> + /* write clear enable. pass1 down interrupt enable */
> + writel(0x80000400U, base + CAMSV_INT_EN);
> +}
> +
> +static void mtk_mipicsi_camsv_tg_init(void __iomem *base, u32 b, u32 h)
> +{
> + /* bit[30:16] grab end pixel clock number.
> + * bit[14:0] grab start pixel clock number
> + */
> + writel(b << 16U, base + CAMSV_TG_SEN_GRAB_PXL);
> + /* bit[29:16] end line number. bit[13:0] start line number */
> + writel(h << 16U, base + CAMSV_TG_SEN_GRAB_LIN);
> + /* YUV sensor unsigned to signed enable */
> + writel(0x1000U, base + CAMSV_TG_PATH_CFG);
> + /* cmos enable YUV422 mode */
> + writel(3U, base + CAMSV_TG_SEN_MODE);
> +}
> +
> +static void mtk_mipicsi_camsv_dma_init(void __iomem *base, u32 b, u32 h)
> +{
> + /* enable SW format setting. YUV format. 16bit */
> + writel(0x01810000U | b, base + IMGO_STRIDE);
> + /* b -1 bytes per line to write */
> + writel(b - 1U, base + IMGO_XSIZE);
> + /* w - 1 lines to write */
> + writel(h - 1U, base + IMGO_YSIZE);
> + /* disable frame header function */
> + writel(0U, base + DMA_FRAME_HEADER_EN);
> +}
> +
> +static void mtk_mipicsi_camsv_init(void __iomem *base, u32 b, u32 h)
> +{
> + mtk_mipicsi_camsv_csr_init(base);
> + mtk_mipicsi_camsv_tg_init(base, b, h);
> + mtk_mipicsi_camsv_dma_init(base, b, h);
> +}
> +
> +static void mtk_mipicsi_reg_init(struct mtk_mipicsi_dev *mipicsi)
> +{
> + unsigned int i;
> +
> + mtk_mipicsi_ana_init(mipicsi->ana);
> + mtk_mipicsi_seninf_ctrl_init(mipicsi->seninf_ctrl);
> + mtk_mipicsi_seninf_init(mipicsi->seninf);
> + mtk_mipicsi_seninf_top_init(mipicsi->seninf_top);
> +
> + for (i = 0U; i < mipicsi->camsv_num; ++i) {
> + u32 b = mipicsi->bytesperline;
> + u32 h = mipicsi->height;
> +
> + mtk_mipicsi_seninf_mux_init(mipicsi->seninf_mux[i], i);
> + mtk_mipicsi_camsv_init(mipicsi->camsv[i], b, h);
> + }
> +}
> +
> +static int mtk_mipicsi_pm_suspend(struct device *dev)
> +{
> + struct mtk_mipicsi_dev *mipicsi = dev_get_drvdata(dev);
> + int ret = 0;
> + int i = 0;
> +
> + /* close digtal and analog clock */
> + for (i = 0; i < mipicsi->clk_num; ++i)
> + clk_disable_unprepare(mipicsi->clk[i]);
> +
> + if (mipicsi->larb_pdev != NULL)
> + mtk_smi_larb_put(mipicsi->larb_pdev);
> +
> + return ret;
> +}
> +
> +static int mtk_mipicsi_suspend(struct device *dev)
> +{
> + if (pm_runtime_suspended(dev))
> + return 0;
> +
> + return mtk_mipicsi_pm_suspend(dev);
> +}
> +
> +static int mtk_mipicsi_pm_resume(struct device *dev)
> +{
> + struct mtk_mipicsi_dev *mipicsi = dev_get_drvdata(dev);
> + int ret = 0;
> + int i = 0;
> +
> + if (mipicsi->larb_pdev != NULL) {
> + ret = mtk_smi_larb_get(mipicsi->larb_pdev);
> + if (ret != 0)
> + return ret;
> + }
> +
> + /* enable digtal clock */
> + for (i = 0; i < mipicsi->clk_num; ++i)
> + (void)clk_prepare_enable(mipicsi->clk[i]);
If the function return error, why don't you handle the error?
> +
> + mtk_mipicsi_reg_init(mipicsi);
> + return ret;
> +}
> +
> +static int mtk_mipicsi_resume(struct device *dev)
> +{
> + if (pm_runtime_suspended(dev))
> + return 0;
> +
> + return mtk_mipicsi_pm_resume(dev);
> +}
> +
> +static const struct dev_pm_ops mtk_mipicsi_pm = {
> + SET_SYSTEM_SLEEP_PM_OPS(mtk_mipicsi_suspend, mtk_mipicsi_resume)
> + SET_RUNTIME_PM_OPS(mtk_mipicsi_pm_suspend,
> + mtk_mipicsi_pm_resume, NULL)
> +};
> +
> +static int seninf_mux_camsv_node_parse(struct mtk_mipicsi_dev *mipicsi,
> + int index)
> +{
> + struct clk *clk = NULL;
> + struct device *dev = NULL;
> + struct resource *res = NULL;
> + struct platform_device *camdma_pdev = NULL;
> + struct platform_device *pdev = NULL;
> + struct device_node *np = NULL;
> +
> + if (mipicsi == NULL)
Why mipicsi is NULL?
> + return -EINVAL;
> +
> + dev = &mipicsi->pdev->dev;
> + pdev = mipicsi->pdev;
Why do you need pdev?
> +
> + np = of_parse_phandle(dev->of_node,
> + "mediatek,seninf_mux_camsv", index);
> + if (np == NULL) {
> + dev_err(dev, "no NO.%d mediatek,seninf_mux_camsv node\n",
> + index);
> + return -ENODEV;
> + }
> +
> + camdma_pdev = of_find_device_by_node(np);
> + of_node_put(np);
> + if (camdma_pdev == NULL) {
> + camdma_pdev = of_platform_device_create(np, NULL,
> + platform_bus_type.dev_root);
I don't know why do you do this? Could you explain?
> + if (camdma_pdev == NULL)
> + return -EPROBE_DEFER;
> + }
> +
> + clk = of_clk_get(np, 0);
> + if (clk == NULL) {
> + dev_err(dev, "get clk fail in %s node\n", np->full_name);
> + return -ENODEV;
> + }
> + mipicsi->clk[index] = clk;
> +
> + res = platform_get_resource(camdma_pdev, IORESOURCE_MEM, 0);
> + if (res == NULL) {
> + dev_err(dev, "get seninf_mux memory failed in %s node\n",
> + np->full_name);
> + return -ENODEV;
> + }
> + mipicsi->seninf_mux[index] =
> + devm_ioremap_resource(&camdma_pdev->dev, res);
> +
> + res = platform_get_resource(camdma_pdev, IORESOURCE_MEM, 1);
> + if (res == NULL) {
> + dev_err(dev, "get camsv memory failed in %s node\n",
> + np->full_name);
> + return -ENODEV;
> + }
> + mipicsi->camsv[index] =
> + devm_ioremap_resource(&camdma_pdev->dev, res);
In your design, camsv is just a resource device without the driver to
control it. The control flow is placed in mipicsi driver. I would like
the camsv resource is controlled by a camsv driver.
> +
> + dev_info(dev, "%s parse done\n", np->full_name);
> +
> + return 0;
> +}
> +
> +static int mtk_mipicsi_common_node_parse(struct mtk_mipicsi_dev *mipicsi,
> + struct device_node *node)
> +{
> + int i = 0;
> + struct regmap *seninf_top = NULL;
> + struct device *dev = NULL;
> + struct platform_device *pdev = NULL;
> + struct clk *clk = NULL;
> +
> + if ((mipicsi == NULL) || (node == NULL))
Why mipicsi and node is NULL?
> + return -EINVAL;
> +
> + dev = &mipicsi->pdev->dev;
> + pdev = mipicsi->pdev;
Why do you need pdev?
> +
> + /* All the mipicsi HW share the same seninf_top */
> + seninf_top = syscon_regmap_lookup_by_phandle(dev->of_node,
> + "mediatek,mipicsi");
Your design let all mipicsi device driver directly write the register of
mipicsi-common device. Why not let mipicsi-common driver provide
interface for mipicsi driver, and the register is written by
mipicsi-common driver?
> + if (seninf_top == NULL) {
> + dev_err(dev, "Missing mediadek,mipicsi in %s node\n",
> + node->full_name);
> + return -EINVAL;
> + }
> + mipicsi->seninf_top = seninf_top;
> +
> + /* get IMG_SENINF_CAM_EN and IMG_SENINF_SCAM_EN clk*/
> + mipicsi->clk_num = mipicsi->camsv_num;
> +
> + for (i = 0; i < MIPICSI_COMMON_CLK; ++i) {
> + clk = of_clk_get(node, i);
> + if (clk == NULL) {
> + dev_err(dev, "get clk fail in %s node\n",
> + node->full_name);
> + return -EINVAL;
> + }
> + mipicsi->clk[mipicsi->clk_num] = clk;
> + ++mipicsi->clk_num;
> + }
> +
> + dev_info(dev, "%s parse done\n", node->full_name);
> +
> + return 0;
> +}
> +
> +static int mtk_mipicsi_node_parse(struct mtk_mipicsi_dev *mipicsi)
> +{
> + int ret;
> + int camsv_num = 0;
> + int i;
> + struct device *dev = NULL;
> + struct resource *res = NULL;
> + struct device_node *common_node = NULL;
> + struct platform_device *pdev = NULL;
> +
> + if (mipicsi == NULL)
> + return -EINVAL;
> +
> + dev = &mipicsi->pdev->dev;
> + pdev = mipicsi->pdev;
> +
> + /* get and parse seninf_mux_camsv */
> + camsv_num = of_count_phandle_with_args(dev->of_node,
> + "mediatek,seninf_mux_camsv", NULL);
> + if (camsv_num <= 0) {
> + dev_err(dev, "no mediatek,seninf_mux_camsv\n");
> + return -EINVAL;
> + }
> + mipicsi->camsv_num = camsv_num;
> + dev_info(dev, "there are %d camsv node\n", camsv_num);
> +
> + for (i = 0; i < mipicsi->camsv_num; ++i) {
> + ret = seninf_mux_camsv_node_parse(mipicsi, i);
> + if ((ret < 0) && (ret != -EPROBE_DEFER)) {
Why don't return when ret == -EPROBE_DEFER?
> + dev_err(dev,
> + "NO.%d seninf_mux_camsv node parse fail\n", i);
I think you need not to print error message here because
seninf_mux_camsv_node_parse() has already print it.
> + return ret;
> + }
> + }
> +
> + /* get mediatek,mipicsi node and its resource */
> + common_node = of_parse_phandle(dev->of_node, "mediatek,mipicsi", 0);
You should of_node_put(common_node) somewhere.
> + if (common_node == NULL) {
> + dev_err(dev, "no mediadek,mipicsi\n");
> + return -EINVAL;
> + }
> +
> + ret = mtk_mipicsi_common_node_parse(mipicsi, common_node);
> + if (ret < 0)
> + return ret;
> +
> + /*get ana and seninf reg*/
> + res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
> + if (res == NULL) {
> + dev_err(dev, "get ana register failed\n");
> + return -ENODEV;
> + }
> + mipicsi->ana = devm_ioremap_resource(&pdev->dev, res);
> +
> + res = platform_get_resource(pdev, IORESOURCE_MEM, 1);
> + if (res == NULL) {
> + dev_err(dev, "get seninf_ctrl register failed\n");
> + return -ENODEV;
> + }
> + mipicsi->seninf_ctrl = devm_ioremap_resource(&pdev->dev, res);
> +
> + res = platform_get_resource(pdev, IORESOURCE_MEM, 2);
> + if (res == NULL) {
> + dev_err(dev, "get seninf register failed\n");
> + return -ENODEV;
> + }
> + mipicsi->seninf = devm_ioremap_resource(&pdev->dev, res);
> +
> + dev_info(dev, "mipicsi node parse done\n");
> +
> + return 0;
> +}
> +
> +static int mtk_mipicsi_probe(struct platform_device *pdev)
> +{
> + struct mtk_mipicsi_dev *mipicsi = NULL;
> + int ret = 0;
> + struct iommu_domain *iommu = NULL;
> + struct device_node *larb_node = NULL;
> + struct platform_device *larb_pdev = NULL;
> +
> + iommu = iommu_get_domain_for_dev(&pdev->dev);
> + if (iommu == NULL) {
> + dev_err(&pdev->dev, "Waiting iommu driver ready...\n");
> + return -EPROBE_DEFER;
> + }
> +
> + larb_node = of_parse_phandle(pdev->dev.of_node, "mediatek,larb", 0);
> + if (larb_node == NULL) {
> + dev_err(&pdev->dev, "Missing mediadek,larb in %s node\n",
> + pdev->dev.of_node->full_name);
> + return -EINVAL;
> + }
> +
> + larb_pdev = of_find_device_by_node(larb_node);
> + if (larb_pdev == NULL || !larb_pdev->dev.driver) {
> + dev_err(&pdev->dev, "Waiting for larb device %s\n",
> + larb_node->full_name);
of_node_put(larb_node);
Regards,
CK
> + return -EPROBE_DEFER;
> + }
> + of_node_put(larb_node);
> +
> + mipicsi = devm_kzalloc(&pdev->dev, sizeof(*mipicsi), GFP_KERNEL);
> + if (mipicsi == NULL)
> + return -ENOMEM;
> +
> + mipicsi->pdev = pdev;
> + mipicsi->larb_pdev = &larb_pdev->dev;
> +
> + ret = mtk_mipicsi_node_parse(mipicsi);
> + if (ret < 0)
> + return ret;
> +
> + pm_runtime_enable(&pdev->dev);
> +
> + ret = vb2_dma_contig_set_max_seg_size(&pdev->dev, DMA_BIT_MASK(32U));
> + if (ret != 0) {
> + dev_err(&pdev->dev, "dma set max seg size fail\n");
> + goto clean;
> + }
> +
> + dev_set_drvdata(&pdev->dev, mipicsi);
> +
> + dev_info(&pdev->dev, "probe done\n");
> + return ret;
> +clean:
> + pm_runtime_disable(&pdev->dev);
> + return ret;
> +}
> +
> +static int mtk_mipicsi_remove(struct platform_device *pdev)
> +{
> + pm_runtime_disable(&pdev->dev);
> +
> + return 0;
> +}
> +
> +static const struct of_device_id mtk_mipicsi_of_match[] = {
> + { .compatible = "mediatek,mt2712-mipicsi", },
> + {},
> +};
> +
> +static struct platform_driver mtk_mipicsi_driver = {
> + .driver = {
> + .name = MTK_MIPICSI_DRV_NAME,
> + .pm = &mtk_mipicsi_pm,
> + .of_match_table = of_match_ptr(mtk_mipicsi_of_match),
> + },
> + .probe = mtk_mipicsi_probe,
> + .remove = mtk_mipicsi_remove,
> +};
> +
> +module_platform_driver(mtk_mipicsi_driver);
> +MODULE_DESCRIPTION("MediaTek SoC Camera Host driver");
> +MODULE_LICENSE("GPL v2");
^ permalink raw reply [flat|nested] 17+ messages in thread
* [PATCH v3 03/13] [media] mtk-mipicsi: register the soc_camera host
2019-05-14 6:13 [PATCH v3 00/13] Add mediatek mipicsi driver for Mediatek SOC MT2712 Stu Hsieh
2019-05-14 6:13 ` [PATCH v3 01/13] dt-bindings: media: Add binding for MT2712 MIPI-CSI2 Stu Hsieh
2019-05-14 6:13 ` [PATCH v3 02/13] [media] mtk-mipicsi: add mediatek mipicsi driver for mt2712 Stu Hsieh
@ 2019-05-14 6:13 ` Stu Hsieh
2019-05-14 6:13 ` [PATCH v3 04/13] [media] mtk-mipicsi: add the check for non-supported color format Stu Hsieh
` (9 subsequent siblings)
12 siblings, 0 replies; 17+ messages in thread
From: Stu Hsieh @ 2019-05-14 6:13 UTC (permalink / raw)
To: Mauro Carvalho Chehab, Rob Herring, CK Hu
Cc: Mark Rutland, Matthias Brugger, Stu Hsieh, linux-media,
devicetree, linux-kernel, linux-arm-kernel, linux-mediatek,
srv_heupstream
This patch register the soc_camera host for mt2712 mipicsi.
Signed-off-by: Stu Hsieh <stu.hsieh@mediatek.com>
---
.../media/platform/mtk-mipicsi/mtk_mipicsi.c | 417 ++++++++++++++++++
1 file changed, 417 insertions(+)
diff --git a/drivers/media/platform/mtk-mipicsi/mtk_mipicsi.c b/drivers/media/platform/mtk-mipicsi/mtk_mipicsi.c
index 4ae5b88abc5f..9142564baf1d 100644
--- a/drivers/media/platform/mtk-mipicsi/mtk_mipicsi.c
+++ b/drivers/media/platform/mtk-mipicsi/mtk_mipicsi.c
@@ -53,6 +53,10 @@
#define MIPICSI_COMMON_CLK 2
#define MTK_CAMDMA_MAX_NUM 4U
#define MIPICSI_CLK (MIPICSI_COMMON_CLK + MTK_CAMDMA_MAX_NUM)
+#define MAX_SUPPORT_WIDTH 4096U
+#define MAX_SUPPORT_HEIGHT 4096U
+#define MAX_BUFFER_NUM 32U
+#define VID_LIMIT_BYTES (100U * 1024U * 1024U)
#define MIPI_RX_ANA00_CSI 0x00
#define MIPI_RX_ANA04_CSI 0x04
@@ -99,7 +103,16 @@
#define IMGO_STRIDE 0x238
#define DMA_FRAME_HEADER_EN 0xE00
+/* buffer for one video frame */
+struct mtk_mipicsi_buf {
+ struct list_head queue;
+ struct vb2_buffer *vb;
+ dma_addr_t vb_dma_addr_phy;
+ int prepare_flag;
+};
+
struct mtk_mipicsi_dev {
+ struct soc_camera_host soc_host;
struct platform_device *pdev;
unsigned int camsv_num;
struct device *larb_pdev;
@@ -109,6 +122,14 @@ struct mtk_mipicsi_dev {
struct regmap *seninf_top;
void __iomem *seninf_mux[MTK_CAMDMA_MAX_NUM];
void __iomem *camsv[MTK_CAMDMA_MAX_NUM];
+ struct list_head fb_list;
+ spinlock_t lock;
+ spinlock_t queue_lock;
+ struct mtk_mipicsi_buf cam_buf[MAX_BUFFER_NUM];
+ bool streamon;
+ unsigned long enqueue_cnt;
+ char drv_name[16];
+ u32 id;
int clk_num;
struct clk *clk[MIPICSI_CLK];
};
@@ -122,6 +143,351 @@ struct mtk_mipicsi_dev {
V4L2_MBUS_PCLK_SAMPLE_FALLING | \
V4L2_MBUS_DATA_ACTIVE_HIGH)
+static int mtk_mipicsi_add_device(struct soc_camera_device *icd)
+{
+ struct v4l2_subdev *sd = soc_camera_to_subdev(icd);
+ struct v4l2_subdev_format format = {
+ .which = V4L2_SUBDEV_FORMAT_ACTIVE,
+ };
+ int ret;
+
+ /* Get width/height info from subdev. Then use them to set register */
+ ret = v4l2_subdev_call(sd, pad, get_fmt, NULL, &format);
+ if (ret < 0) {
+ dev_err(icd->parent, "sub device get_fmt fail\n");
+ return ret;
+ }
+
+ /*
+ * If power domain was closed before, it will be open.
+ * Then clock will be open and register will be set
+ */
+ (void)pm_runtime_get_sync(icd->parent);
+
+ return 0;
+}
+
+static void mtk_mipicsi_remove_device(struct soc_camera_device *icd)
+{
+ (void)pm_runtime_put_sync(icd->parent);
+}
+
+static int mtk_mipicsi_set_fmt(struct soc_camera_device *icd,
+ struct v4l2_format *f)
+{
+ struct soc_camera_host *ici = to_soc_camera_host(icd->parent);
+ struct mtk_mipicsi_dev *mipicsi = ici->priv;
+ struct device *dev = &mipicsi->pdev->dev;
+ struct v4l2_subdev *sd = soc_camera_to_subdev(icd);
+ const struct soc_camera_format_xlate *xlate = NULL;
+ struct v4l2_pix_format *pix = &f->fmt.pix;
+ struct v4l2_subdev_format format = {
+ .which = V4L2_SUBDEV_FORMAT_ACTIVE,
+ };
+ struct v4l2_mbus_framefmt *mf = &format.format;
+ int ret = 0;
+
+ xlate = soc_camera_xlate_by_fourcc(icd, pix->pixelformat);
+ if (xlate == NULL) {
+ dev_err(dev, "Format 0x%x not found\n", pix->pixelformat);
+ return -EINVAL;
+ }
+
+ mf->width = pix->width;
+ mf->height = pix->height;
+ mf->field = pix->field;
+ mf->colorspace = pix->colorspace;
+ mf->code = xlate->code;
+
+ ret = v4l2_subdev_call(sd, pad, set_fmt, NULL, &format);
+ pix->width = mf->width;
+ pix->height = mf->height;
+ pix->field = mf->field;
+ pix->colorspace = mf->colorspace;
+ icd->current_fmt = xlate;
+ if (pix->pixelformat == V4L2_PIX_FMT_YUYV)
+ pix->sizeimage = pix->width * pix->height * 2U;
+
+ if (mf->code != xlate->code)
+ return -EINVAL;
+
+ return ret;
+}
+
+static int mtk_mipicsi_try_fmt(struct soc_camera_device *icd,
+ struct v4l2_format *f)
+{
+ struct v4l2_subdev *sd = soc_camera_to_subdev(icd);
+ const struct soc_camera_format_xlate *xlate = NULL;
+ struct v4l2_pix_format *pix = &f->fmt.pix;
+ struct v4l2_subdev_pad_config pad_cfg;
+ struct v4l2_subdev_format format = {
+ .which = V4L2_SUBDEV_FORMAT_TRY,
+ };
+ struct v4l2_mbus_framefmt *mf = &format.format;
+ u32 pixfmt = pix->pixelformat;
+ int ret = 0;
+
+ xlate = soc_camera_xlate_by_fourcc(icd, pixfmt);
+ if (xlate == NULL) {
+ xlate = icd->current_fmt;
+ dev_dbg(icd->parent, "Format %x not found, keeping %x\n",
+ pixfmt, xlate->host_fmt->fourcc);
+ pixfmt = xlate->host_fmt->fourcc;
+ pix->pixelformat = pixfmt;
+ pix->colorspace = icd->colorspace;
+ }
+
+ /* limit to MTK hardware capabilities */
+ pix->height = min(pix->height, MAX_SUPPORT_HEIGHT);
+ pix->width = min(pix->width, MAX_SUPPORT_WIDTH);
+
+ /* limit to sensor capabilities */
+ mf->width = pix->width;
+ mf->height = pix->height;
+ mf->field = pix->field;
+ mf->colorspace = pix->colorspace;
+ mf->code = xlate->code;
+
+ ret = v4l2_subdev_call(sd, pad, set_fmt, &pad_cfg, &format);
+ if (ret < 0)
+ return ret;
+
+ pix->width = mf->width;
+ pix->height = mf->height;
+ pix->field = mf->field;
+ pix->colorspace = mf->colorspace;
+ pix->bytesperline = pix->width * 2U;
+ pix->sizeimage = pix->bytesperline * pix->height;
+
+ return ret;
+}
+
+static int mtk_mipicsi_vb2_queue_setup(struct vb2_queue *vq,
+ unsigned int *nbufs,
+ unsigned int *num_planes, unsigned int sizes[],
+ struct device *alloc_devs[])
+{
+ struct soc_camera_device *icd = soc_camera_from_vb2q(vq);
+ u32 sizeimage = icd->sizeimage;
+
+ if (*nbufs == 0U || *nbufs > MAX_BUFFER_NUM)
+ *nbufs = MAX_BUFFER_NUM;
+ if (sizeimage * *nbufs > VID_LIMIT_BYTES)
+ *nbufs = VID_LIMIT_BYTES / sizeimage;
+
+ /*
+ * Called from VIDIOC_REQBUFS or in compatibility mode For YUV422P
+ * format, even if there are 3 planes Y, U and V, we reply there is only
+ * one plane, containing Y, U and V data, one after the other.
+ */
+ if (*num_planes != 0U)
+ return sizes[0] < sizeimage ? -EINVAL : 0;
+ sizes[0] = sizeimage;
+ *num_planes = 1;
+ return 0;
+}
+
+static int mtk_mipicsi_vb2_init(struct vb2_buffer *vb)
+{
+ struct mtk_mipicsi_dev *mipicsi = vb2_get_drv_priv(vb->vb2_queue);
+
+ mipicsi->cam_buf[vb->index].prepare_flag = 0;
+
+ return 0;
+}
+
+static int mtk_mipicsi_vb2_prepare(struct vb2_buffer *vb)
+{
+ struct soc_camera_device *icd = NULL;
+ struct soc_camera_host *ici = NULL;
+ struct mtk_mipicsi_dev *mipicsi = NULL;
+ struct mtk_mipicsi_buf *buf;
+ u32 size = 0;
+ char *va = NULL;
+
+ /* notice that vb->vb2_queue addr equals to soc_camera_device->vb2_vidq.
+ * It was handled in reqbufs
+ */
+ icd = soc_camera_from_vb2q(vb->vb2_queue);
+ ici = to_soc_camera_host(icd->parent);
+ mipicsi = ici->priv;
+ buf = &mipicsi->cam_buf[vb->index];
+ size = icd->sizeimage;
+
+ if (vb2_plane_size(vb, 0) < size) {
+ dev_err(icd->parent, "data will not fit into plane (%lu < %u)",
+ vb2_plane_size(vb, 0), size);
+ return -EINVAL;
+ }
+
+ vb2_set_plane_payload(vb, 0, size);
+
+ if ((buf->prepare_flag) == 0) {
+ buf->prepare_flag = 1;
+ buf->vb_dma_addr_phy =
+ vb2_dma_contig_plane_dma_addr(vb, 0);
+ va = vb2_plane_vaddr(vb, 0);
+ buf->vb = vb;
+ }
+
+ return 0;
+}
+
+static void mtk_mipicsi_vb2_queue(struct vb2_buffer *vb)
+{
+ struct soc_camera_device *icd = soc_camera_from_vb2q(vb->vb2_queue);
+ struct soc_camera_host *ici = to_soc_camera_host(icd->parent);
+ struct mtk_mipicsi_dev *mipicsi = ici->priv;
+ char *va = NULL;
+
+ spin_lock(&mipicsi->queue_lock);
+ list_add_tail(&(mipicsi->cam_buf[vb->index].queue),
+ &(mipicsi->fb_list));
+ spin_unlock(&mipicsi->queue_lock);
+
+ va = vb2_plane_vaddr(vb, 0);
+
+ ++(mipicsi->enqueue_cnt);
+}
+
+static int mtk_mipicsi_vb2_start_streaming(struct vb2_queue *vq,
+ unsigned int count)
+{
+ struct soc_camera_device *icd = soc_camera_from_vb2q(vq);
+ struct soc_camera_host *ici = to_soc_camera_host(icd->parent);
+ struct mtk_mipicsi_dev *mipicsi = ici->priv;
+
+ icd->vdev->queue = vq;
+
+ mipicsi->streamon = true;
+ return 0;
+}
+
+static void mtk_mipicsi_vb2_stop_streaming(struct vb2_queue *vq)
+{
+ struct mtk_mipicsi_dev *mipicsi = vb2_get_drv_priv(vq);
+ struct mtk_mipicsi_buf *buf = NULL;
+ struct mtk_mipicsi_buf *tmp = NULL;
+ unsigned int index = 0;
+
+ spin_lock(&mipicsi->queue_lock);
+ while (list_empty(&(mipicsi->fb_list)) == 0) {
+ list_for_each_entry_safe(buf, tmp, &(mipicsi->fb_list), queue) {
+ if (buf->vb->state == VB2_BUF_STATE_ACTIVE) {
+ vb2_buffer_done(buf->vb, VB2_BUF_STATE_ERROR);
+ break;
+ }
+ }
+ buf->vb_dma_addr_phy = 0ULL;
+ buf->prepare_flag = 0;
+ index = buf->vb->index;
+ list_del_init(&(mipicsi->cam_buf[index].queue));
+ }
+ spin_unlock(&mipicsi->queue_lock);
+ mipicsi->streamon = false;
+
+ INIT_LIST_HEAD(&(mipicsi->fb_list));
+
+ mipicsi->enqueue_cnt = 0UL;
+}
+
+static struct vb2_ops mtk_vb2_ops = {
+ .queue_setup = mtk_mipicsi_vb2_queue_setup,
+ .buf_init = mtk_mipicsi_vb2_init,
+ .buf_prepare = mtk_mipicsi_vb2_prepare,
+ .buf_queue = mtk_mipicsi_vb2_queue,
+ .start_streaming = mtk_mipicsi_vb2_start_streaming,
+ .stop_streaming = mtk_mipicsi_vb2_stop_streaming,
+ .wait_prepare = vb2_ops_wait_prepare,
+ .wait_finish = vb2_ops_wait_finish,
+};
+
+static int mtk_mipicsi_init_videobuf2(struct vb2_queue *q,
+ struct soc_camera_device *icd)
+{
+ struct soc_camera_host *ici = to_soc_camera_host(icd->parent);
+ struct mtk_mipicsi_dev *mipicsi = ici->priv;
+ struct mutex *q_lock = NULL;
+
+ q->type = V4L2_BUF_TYPE_VIDEO_CAPTURE;
+ q->io_modes = VB2_MMAP;
+ q->drv_priv = mipicsi;
+ q->buf_struct_size = sizeof(struct vb2_buffer);
+ q->ops = &mtk_vb2_ops;
+ q->mem_ops = &vb2_dma_contig_memops;
+ q->timestamp_flags = V4L2_BUF_FLAG_TIMESTAMP_MONOTONIC;
+ q->dev = ici->v4l2_dev.dev;
+ q_lock = devm_kzalloc(mipicsi->soc_host.v4l2_dev.dev,
+ sizeof(*q_lock), GFP_KERNEL);
+ q->lock = q_lock;
+ mutex_init(q->lock);
+
+ return vb2_queue_init(q);
+}
+
+static int mtk_mipicsi_querycap(struct soc_camera_host *ici,
+ struct v4l2_capability *cap)
+{
+ struct mtk_mipicsi_dev *mipicsi = ici->priv;
+
+ (void)strlcpy(cap->card, MTK_PLATFORM_STR, sizeof(cap->card));
+ (void)strlcpy(cap->driver, mipicsi->drv_name, sizeof(cap->driver));
+ (void)strlcpy(cap->bus_info, MTK_PLATFORM_STR, sizeof(cap->bus_info));
+ cap->device_caps = V4L2_CAP_VIDEO_CAPTURE | V4L2_CAP_STREAMING;
+ cap->capabilities = cap->device_caps | V4L2_CAP_DEVICE_CAPS;
+
+ return 0;
+}
+
+static int mtk_mipicsi_set_bus_param(struct soc_camera_device *icd)
+{
+ struct v4l2_subdev *sd = soc_camera_to_subdev(icd);
+ struct v4l2_mbus_config cfg = {.type = V4L2_MBUS_PARALLEL,};
+ unsigned int common_flags = 0U;
+ int ret = 0;
+
+ ret = v4l2_subdev_call(sd, video, g_mbus_config, &cfg);
+ if (ret == 0) {
+ common_flags = soc_mbus_config_compatible(&cfg,
+ MTK_MIPICSI_BUS_PARAM);
+ if (common_flags == 0U) {
+ dev_err(icd->parent, "Flags incompatible: camera 0x%x",
+ cfg.flags);
+ return -EINVAL;
+ }
+ } else {
+ if (ret != -ENOIOCTLCMD)
+ return ret;
+ }
+ common_flags = MTK_MIPICSI_BUS_PARAM;
+
+ dev_dbg(icd->parent, "Flags cam: 0x%x common: 0x%x\n",
+ cfg.flags, common_flags);
+
+ cfg.flags = common_flags;
+ ret = v4l2_subdev_call(sd, video, s_mbus_config, &cfg);
+ if (ret < 0 && ret != -ENOIOCTLCMD) {
+ dev_dbg(icd->parent, "camera s_mbus_config(0x%x) returned %d\n",
+ common_flags, ret);
+ return ret;
+ }
+
+ return 0;
+}
+
+static struct soc_camera_host_ops mtk_soc_camera_host_ops = {
+ .owner = THIS_MODULE,
+ .add = mtk_mipicsi_add_device,
+ .remove = mtk_mipicsi_remove_device,
+ .set_fmt = mtk_mipicsi_set_fmt,
+ .try_fmt = mtk_mipicsi_try_fmt,
+ .init_videobuf2 = mtk_mipicsi_init_videobuf2,
+ .poll = vb2_fop_poll,
+ .querycap = mtk_mipicsi_querycap,
+ .set_bus_param = mtk_mipicsi_set_bus_param,
+};
+
static void mtk_mipicsi_ana_init(void __iomem *base)
{
writel(0xFEFBEFBEU & readl(base + MIPI_RX_ANA4C_CSI),
@@ -271,6 +637,15 @@ static int mtk_mipicsi_pm_suspend(struct device *dev)
int ret = 0;
int i = 0;
+ if (mipicsi->soc_host.icd != NULL) {
+ struct v4l2_subdev *sd =
+ soc_camera_to_subdev(mipicsi->soc_host.icd);
+
+ ret = v4l2_subdev_call(sd, core, s_power, 0);
+ if (ret == -ENOIOCTLCMD)
+ ret = 0;
+ }
+
/* close digtal and analog clock */
for (i = 0; i < mipicsi->clk_num; ++i)
clk_disable_unprepare(mipicsi->clk[i]);
@@ -295,6 +670,15 @@ static int mtk_mipicsi_pm_resume(struct device *dev)
int ret = 0;
int i = 0;
+ if (mipicsi->soc_host.icd != NULL) {
+ struct v4l2_subdev *sd =
+ soc_camera_to_subdev(mipicsi->soc_host.icd);
+
+ ret = v4l2_subdev_call(sd, core, s_power, 1);
+ if (ret == -ENOIOCTLCMD)
+ ret = 0;
+ }
+
if (mipicsi->larb_pdev != NULL) {
ret = mtk_smi_larb_get(mipicsi->larb_pdev);
if (ret != 0)
@@ -446,6 +830,16 @@ static int mtk_mipicsi_node_parse(struct mtk_mipicsi_dev *mipicsi)
dev = &mipicsi->pdev->dev;
pdev = mipicsi->pdev;
+ /* mediatek,mipicsiid is a flag to show which mipicsi HW */
+ ret = of_property_read_u32(dev->of_node, "mediatek,mipicsiid",
+ (u32 *)&mipicsi->id);
+ if (ret != 0) {
+ dev_info(dev, "not set mediatek,mipicsiid, use default id 0\n");
+ mipicsi->id = 0;
+ }
+ (void)sprintf(mipicsi->drv_name, MTK_MIPICSI_DRV_NAME"%d",
+ mipicsi->id);
+
/* get and parse seninf_mux_camsv */
camsv_num = of_count_phandle_with_args(dev->of_node,
"mediatek,seninf_mux_camsv", NULL);
@@ -545,6 +939,25 @@ static int mtk_mipicsi_probe(struct platform_device *pdev)
pm_runtime_enable(&pdev->dev);
+ mipicsi->soc_host.drv_name = mipicsi->drv_name;
+ mipicsi->soc_host.ops = &mtk_soc_camera_host_ops;
+ mipicsi->soc_host.priv = mipicsi;
+ mipicsi->soc_host.v4l2_dev.dev = &pdev->dev;
+ mipicsi->soc_host.nr = mipicsi->id;
+ mipicsi->streamon = false;
+
+ ret = soc_camera_host_register(&mipicsi->soc_host);
+ if (ret < 0) {
+ dev_err(&pdev->dev, "soc camera host register fail\n");
+ pm_runtime_disable(&pdev->dev);
+ return ret;
+ }
+
+ INIT_LIST_HEAD(&mipicsi->fb_list);
+ spin_lock_init(&mipicsi->queue_lock);
+ spin_lock_init(&mipicsi->lock);
+ mipicsi->enqueue_cnt = 0UL;
+
ret = vb2_dma_contig_set_max_seg_size(&pdev->dev, DMA_BIT_MASK(32U));
if (ret != 0) {
dev_err(&pdev->dev, "dma set max seg size fail\n");
@@ -556,12 +969,16 @@ static int mtk_mipicsi_probe(struct platform_device *pdev)
dev_info(&pdev->dev, "probe done\n");
return ret;
clean:
+ soc_camera_host_unregister(&mipicsi->soc_host);
pm_runtime_disable(&pdev->dev);
return ret;
}
static int mtk_mipicsi_remove(struct platform_device *pdev)
{
+ struct soc_camera_host *soc_host = to_soc_camera_host(&pdev->dev);
+
+ soc_camera_host_unregister(soc_host);
pm_runtime_disable(&pdev->dev);
return 0;
--
2.18.0
^ permalink raw reply related [flat|nested] 17+ messages in thread* [PATCH v3 04/13] [media] mtk-mipicsi: add the check for non-supported color format
2019-05-14 6:13 [PATCH v3 00/13] Add mediatek mipicsi driver for Mediatek SOC MT2712 Stu Hsieh
` (2 preceding siblings ...)
2019-05-14 6:13 ` [PATCH v3 03/13] [media] mtk-mipicsi: register the soc_camera host Stu Hsieh
@ 2019-05-14 6:13 ` Stu Hsieh
2019-05-14 6:13 ` [PATCH v3 05/13] [media] mtk-mipicsi: get the w/h/bytepwerline for mtk_mipicsi Stu Hsieh
` (8 subsequent siblings)
12 siblings, 0 replies; 17+ messages in thread
From: Stu Hsieh @ 2019-05-14 6:13 UTC (permalink / raw)
To: Mauro Carvalho Chehab, Rob Herring, CK Hu
Cc: Mark Rutland, Matthias Brugger, Stu Hsieh, linux-media,
devicetree, linux-kernel, linux-arm-kernel, linux-mediatek,
srv_heupstream
This patch add the check for non-supported color format
Signed-off-by: Stu Hsieh <stu.hsieh@mediatek.com>
---
.../media/platform/mtk-mipicsi/mtk_mipicsi.c | 20 +++++++++++++++++++
1 file changed, 20 insertions(+)
diff --git a/drivers/media/platform/mtk-mipicsi/mtk_mipicsi.c b/drivers/media/platform/mtk-mipicsi/mtk_mipicsi.c
index 9142564baf1d..9c65b96456c4 100644
--- a/drivers/media/platform/mtk-mipicsi/mtk_mipicsi.c
+++ b/drivers/media/platform/mtk-mipicsi/mtk_mipicsi.c
@@ -172,6 +172,20 @@ static void mtk_mipicsi_remove_device(struct soc_camera_device *icd)
(void)pm_runtime_put_sync(icd->parent);
}
+static bool is_supported(const u32 pixformat)
+{
+ switch (pixformat) {
+ /* YUV422 */
+ case V4L2_PIX_FMT_YUYV:
+ case V4L2_PIX_FMT_UYVY:
+ case V4L2_PIX_FMT_YVYU:
+ case V4L2_PIX_FMT_VYUY:
+ return true;
+ }
+
+ return false;
+}
+
static int mtk_mipicsi_set_fmt(struct soc_camera_device *icd,
struct v4l2_format *f)
{
@@ -187,6 +201,12 @@ static int mtk_mipicsi_set_fmt(struct soc_camera_device *icd,
struct v4l2_mbus_framefmt *mf = &format.format;
int ret = 0;
+ if (!is_supported(pix->pixelformat)) {
+ dev_err(dev, "Format %x not support. set V4L2_PIX_FMT_YUYV as default\n",
+ pix->pixelformat);
+ pix->pixelformat = V4L2_PIX_FMT_YUYV;
+ }
+
xlate = soc_camera_xlate_by_fourcc(icd, pix->pixelformat);
if (xlate == NULL) {
dev_err(dev, "Format 0x%x not found\n", pix->pixelformat);
--
2.18.0
^ permalink raw reply related [flat|nested] 17+ messages in thread* [PATCH v3 05/13] [media] mtk-mipicsi: get the w/h/bytepwerline for mtk_mipicsi
2019-05-14 6:13 [PATCH v3 00/13] Add mediatek mipicsi driver for Mediatek SOC MT2712 Stu Hsieh
` (3 preceding siblings ...)
2019-05-14 6:13 ` [PATCH v3 04/13] [media] mtk-mipicsi: add the check for non-supported color format Stu Hsieh
@ 2019-05-14 6:13 ` Stu Hsieh
2019-05-14 6:13 ` [PATCH v3 06/13] [media] mtk-mipicsi: add function to support SerDes for link number Stu Hsieh
` (7 subsequent siblings)
12 siblings, 0 replies; 17+ messages in thread
From: Stu Hsieh @ 2019-05-14 6:13 UTC (permalink / raw)
To: Mauro Carvalho Chehab, Rob Herring, CK Hu
Cc: Mark Rutland, Matthias Brugger, Stu Hsieh, linux-media,
devicetree, linux-kernel, linux-arm-kernel, linux-mediatek,
srv_heupstream
This patch get the w/h/bytepwerline to save in mtk_mipicsi.
Signed-off-by: Stu Hsieh <stu.hsieh@mediatek.com>
---
.../media/platform/mtk-mipicsi/mtk_mipicsi.c | 41 +++++++++++++++++++
1 file changed, 41 insertions(+)
diff --git a/drivers/media/platform/mtk-mipicsi/mtk_mipicsi.c b/drivers/media/platform/mtk-mipicsi/mtk_mipicsi.c
index 9c65b96456c4..920848e965e3 100644
--- a/drivers/media/platform/mtk-mipicsi/mtk_mipicsi.c
+++ b/drivers/media/platform/mtk-mipicsi/mtk_mipicsi.c
@@ -132,6 +132,9 @@ struct mtk_mipicsi_dev {
u32 id;
int clk_num;
struct clk *clk[MIPICSI_CLK];
+ u32 width;
+ u32 height;
+ u32 bytesperline;
};
#define MTK_MIPICSI_BUS_PARAM (V4L2_MBUS_MASTER | \
@@ -143,13 +146,36 @@ struct mtk_mipicsi_dev {
V4L2_MBUS_PCLK_SAMPLE_FALLING | \
V4L2_MBUS_DATA_ACTIVE_HIGH)
+static u32 get_bytesperline(const u32 fmt, const u32 width)
+{
+ u32 bytesperline = 0;
+
+ switch (fmt) {
+ case MEDIA_BUS_FMT_UYVY8_2X8:
+ case MEDIA_BUS_FMT_VYUY8_2X8:
+ case MEDIA_BUS_FMT_YUYV8_2X8:
+ case MEDIA_BUS_FMT_YVYU8_2X8:
+ bytesperline = width * 2U;
+ break;
+ default:
+ break;
+ }
+
+ return bytesperline;
+}
+
static int mtk_mipicsi_add_device(struct soc_camera_device *icd)
{
+ struct soc_camera_host *ici = to_soc_camera_host(icd->parent);
+ struct mtk_mipicsi_dev *mipicsi = ici->priv;
struct v4l2_subdev *sd = soc_camera_to_subdev(icd);
struct v4l2_subdev_format format = {
.which = V4L2_SUBDEV_FORMAT_ACTIVE,
};
int ret;
+ u32 width;
+ u32 height;
+ u32 fmt;
/* Get width/height info from subdev. Then use them to set register */
ret = v4l2_subdev_call(sd, pad, get_fmt, NULL, &format);
@@ -158,6 +184,21 @@ static int mtk_mipicsi_add_device(struct soc_camera_device *icd)
return ret;
}
+ width = format.format.width;
+ height = format.format.height;
+ fmt = format.format.code;
+ mipicsi->bytesperline = get_bytesperline(fmt, width);
+ if ((width == 0U) || (width > MAX_SUPPORT_WIDTH) ||
+ (height == 0U) || (height > MAX_SUPPORT_HEIGHT) ||
+ (mipicsi->bytesperline == 0U)) {
+ dev_err(icd->parent, "invalid sub device width/height/bytesperline %d/%d/%d\n",
+ width, height, mipicsi->bytesperline);
+ return -EINVAL;
+ }
+
+ mipicsi->width = width;
+ mipicsi->height = height;
+
/*
* If power domain was closed before, it will be open.
* Then clock will be open and register will be set
--
2.18.0
^ permalink raw reply related [flat|nested] 17+ messages in thread* [PATCH v3 06/13] [media] mtk-mipicsi: add function to support SerDes for link number
2019-05-14 6:13 [PATCH v3 00/13] Add mediatek mipicsi driver for Mediatek SOC MT2712 Stu Hsieh
` (4 preceding siblings ...)
2019-05-14 6:13 ` [PATCH v3 05/13] [media] mtk-mipicsi: get the w/h/bytepwerline for mtk_mipicsi Stu Hsieh
@ 2019-05-14 6:13 ` Stu Hsieh
2019-05-14 6:13 ` [PATCH v3 07/13] [media] mtk-mipicsi: enable/disable ana clk Stu Hsieh
` (6 subsequent siblings)
12 siblings, 0 replies; 17+ messages in thread
From: Stu Hsieh @ 2019-05-14 6:13 UTC (permalink / raw)
To: Mauro Carvalho Chehab, Rob Herring, CK Hu
Cc: Mark Rutland, Matthias Brugger, Stu Hsieh, linux-media,
devicetree, linux-kernel, linux-arm-kernel, linux-mediatek,
srv_heupstream
This patch add function to support SerDes for link number.
Mt2712 can server at most four camera link for each mipicsi port.
Therefore, driver need to know how many camera link in SerDes and
set the mipicsi HW to serve.
Signed-off-by: Stu Hsieh <stu.hsieh@mediatek.com>
---
.../media/platform/mtk-mipicsi/mtk_mipicsi.c | 65 +++++++++++++++++++
1 file changed, 65 insertions(+)
diff --git a/drivers/media/platform/mtk-mipicsi/mtk_mipicsi.c b/drivers/media/platform/mtk-mipicsi/mtk_mipicsi.c
index 920848e965e3..117eb1939014 100644
--- a/drivers/media/platform/mtk-mipicsi/mtk_mipicsi.c
+++ b/drivers/media/platform/mtk-mipicsi/mtk_mipicsi.c
@@ -53,6 +53,8 @@
#define MIPICSI_COMMON_CLK 2
#define MTK_CAMDMA_MAX_NUM 4U
#define MIPICSI_CLK (MIPICSI_COMMON_CLK + MTK_CAMDMA_MAX_NUM)
+#define MAX_DES_LINK 4U
+#define SUBDEV_LINK_REG 0x49
#define MAX_SUPPORT_WIDTH 4096U
#define MAX_SUPPORT_HEIGHT 4096U
#define MAX_BUFFER_NUM 32U
@@ -103,6 +105,8 @@
#define IMGO_STRIDE 0x238
#define DMA_FRAME_HEADER_EN 0xE00
+#define SerDes_support 1
+
/* buffer for one video frame */
struct mtk_mipicsi_buf {
struct list_head queue;
@@ -127,6 +131,8 @@ struct mtk_mipicsi_dev {
spinlock_t queue_lock;
struct mtk_mipicsi_buf cam_buf[MAX_BUFFER_NUM];
bool streamon;
+ unsigned int link;
+ u8 link_reg_val;
unsigned long enqueue_cnt;
char drv_name[16];
u32 id;
@@ -146,6 +152,64 @@ struct mtk_mipicsi_dev {
V4L2_MBUS_PCLK_SAMPLE_FALLING | \
V4L2_MBUS_DATA_ACTIVE_HIGH)
+static int get_subdev_register(const struct soc_camera_device *icd,
+ struct v4l2_dbg_register *reg)
+{
+ struct v4l2_subdev *sd = soc_camera_to_subdev(icd);
+ int ret = 0;
+
+ reg->match.type = V4L2_CHIP_MATCH_SUBDEV;
+ reg->match.addr = 0;
+ ret = v4l2_subdev_call(sd, core, g_register, reg);
+ if (ret != 2) {
+ dev_err(icd->parent, "mipicsi get des register 0x%llx fail, ret=%d\n",
+ reg->reg, ret);
+ return -EIO;
+ }
+
+ dev_info(icd->parent, "read DES [reg/val/ret] is [0x%llx/0x%llx/%d]\n",
+ reg->reg, reg->val, ret);
+ return ret;
+}
+
+static int get_subdev_link(const struct soc_camera_device *icd,
+ unsigned int *link, u8 *link_reg_val)
+{
+ struct v4l2_dbg_register reg;
+ int ret = 0;
+ unsigned int index = 0U;
+ *link_reg_val = 0x0U;
+
+ if (SerDes_support == 0) {
+ *link = 1;
+ *link_reg_val = 0x1;
+ dev_info(icd->parent, "subdev not support SerDes\n");
+ return 0;
+ }
+
+ if (link == NULL)
+ return -EINVAL;
+
+ memset(®, 0, sizeof(reg));
+ /*get camera link number*/
+ reg.reg = SUBDEV_LINK_REG;
+ ret = get_subdev_register(icd, ®);
+ if (ret < 0)
+ return ret;
+
+ *link = 0U;
+ for (index = 0U; index < MAX_DES_LINK; ++index) {
+ if ((reg.val & 0x01U) == 0x01U) {
+ *link += 1U;
+ *link_reg_val |= (0x01U << index);
+ }
+ reg.val >>= 1U;
+ }
+
+ dev_info(icd->parent, "%u camera linked to sub device\n", *link);
+ return 0;
+}
+
static u32 get_bytesperline(const u32 fmt, const u32 width)
{
u32 bytesperline = 0;
@@ -177,6 +241,7 @@ static int mtk_mipicsi_add_device(struct soc_camera_device *icd)
u32 height;
u32 fmt;
+ (void)get_subdev_link(icd, &mipicsi->link, &mipicsi->link_reg_val);
/* Get width/height info from subdev. Then use them to set register */
ret = v4l2_subdev_call(sd, pad, get_fmt, NULL, &format);
if (ret < 0) {
--
2.18.0
^ permalink raw reply related [flat|nested] 17+ messages in thread* [PATCH v3 07/13] [media] mtk-mipicsi: enable/disable ana clk
2019-05-14 6:13 [PATCH v3 00/13] Add mediatek mipicsi driver for Mediatek SOC MT2712 Stu Hsieh
` (5 preceding siblings ...)
2019-05-14 6:13 ` [PATCH v3 06/13] [media] mtk-mipicsi: add function to support SerDes for link number Stu Hsieh
@ 2019-05-14 6:13 ` Stu Hsieh
2019-05-14 6:13 ` [PATCH v3 08/13] [media] mtk-mipicsi: enable/disable cmos for mt2712 Stu Hsieh
` (5 subsequent siblings)
12 siblings, 0 replies; 17+ messages in thread
From: Stu Hsieh @ 2019-05-14 6:13 UTC (permalink / raw)
To: Mauro Carvalho Chehab, Rob Herring, CK Hu
Cc: Mark Rutland, Matthias Brugger, Stu Hsieh, linux-media,
devicetree, linux-kernel, linux-arm-kernel, linux-mediatek,
srv_heupstream
This patch enable/disable ana clk when power on/off
Signed-off-by: Stu Hsieh <stu.hsieh@mediatek.com>
---
.../media/platform/mtk-mipicsi/mtk_mipicsi.c | 39 +++++++++++++++++++
1 file changed, 39 insertions(+)
diff --git a/drivers/media/platform/mtk-mipicsi/mtk_mipicsi.c b/drivers/media/platform/mtk-mipicsi/mtk_mipicsi.c
index 117eb1939014..f9123765ebbd 100644
--- a/drivers/media/platform/mtk-mipicsi/mtk_mipicsi.c
+++ b/drivers/media/platform/mtk-mipicsi/mtk_mipicsi.c
@@ -152,6 +152,41 @@ struct mtk_mipicsi_dev {
V4L2_MBUS_PCLK_SAMPLE_FALLING | \
V4L2_MBUS_DATA_ACTIVE_HIGH)
+static void mtk_mipicsi_ana_clk_enable(void __iomem *base, bool enable)
+{
+ if (enable) {
+ writel(1UL | readl(base + MIPI_RX_ANA00_CSI),
+ base + MIPI_RX_ANA00_CSI);
+ writel(1UL | readl(base + MIPI_RX_ANA04_CSI),
+ base + MIPI_RX_ANA04_CSI);
+ writel(1UL | readl(base + MIPI_RX_ANA08_CSI),
+ base + MIPI_RX_ANA08_CSI);
+ writel(1UL | readl(base + MIPI_RX_ANA0C_CSI),
+ base + MIPI_RX_ANA0C_CSI);
+ writel(1UL | readl(base + MIPI_RX_ANA10_CSI),
+ base + MIPI_RX_ANA10_CSI);
+ writel(1UL | readl(base + MIPI_RX_ANA20_CSI),
+ base + MIPI_RX_ANA20_CSI);
+ writel(1UL | readl(base + MIPI_RX_ANA24_CSI),
+ base + MIPI_RX_ANA24_CSI);
+ } else {
+ writel(~1UL & readl(base + MIPI_RX_ANA00_CSI),
+ base + MIPI_RX_ANA00_CSI);
+ writel(~1UL & readl(base + MIPI_RX_ANA04_CSI),
+ base + MIPI_RX_ANA04_CSI);
+ writel(~1UL & readl(base + MIPI_RX_ANA08_CSI),
+ base + MIPI_RX_ANA08_CSI);
+ writel(~1UL & readl(base + MIPI_RX_ANA0C_CSI),
+ base + MIPI_RX_ANA0C_CSI);
+ writel(~1UL & readl(base + MIPI_RX_ANA10_CSI),
+ base + MIPI_RX_ANA10_CSI);
+ writel(~1UL & readl(base + MIPI_RX_ANA20_CSI),
+ base + MIPI_RX_ANA20_CSI);
+ writel(~1UL & readl(base + MIPI_RX_ANA24_CSI),
+ base + MIPI_RX_ANA24_CSI);
+ }
+}
+
static int get_subdev_register(const struct soc_camera_device *icd,
struct v4l2_dbg_register *reg)
{
@@ -776,6 +811,8 @@ static int mtk_mipicsi_pm_suspend(struct device *dev)
for (i = 0; i < mipicsi->clk_num; ++i)
clk_disable_unprepare(mipicsi->clk[i]);
+ mtk_mipicsi_ana_clk_enable(mipicsi->ana, false);
+
if (mipicsi->larb_pdev != NULL)
mtk_smi_larb_put(mipicsi->larb_pdev);
@@ -811,6 +848,8 @@ static int mtk_mipicsi_pm_resume(struct device *dev)
return ret;
}
+ mtk_mipicsi_ana_clk_enable(mipicsi->ana, true);
+
/* enable digtal clock */
for (i = 0; i < mipicsi->clk_num; ++i)
(void)clk_prepare_enable(mipicsi->clk[i]);
--
2.18.0
^ permalink raw reply related [flat|nested] 17+ messages in thread* [PATCH v3 08/13] [media] mtk-mipicsi: enable/disable cmos for mt2712
2019-05-14 6:13 [PATCH v3 00/13] Add mediatek mipicsi driver for Mediatek SOC MT2712 Stu Hsieh
` (6 preceding siblings ...)
2019-05-14 6:13 ` [PATCH v3 07/13] [media] mtk-mipicsi: enable/disable ana clk Stu Hsieh
@ 2019-05-14 6:13 ` Stu Hsieh
2019-05-14 6:13 ` [PATCH v3 09/13] [media] mtk-mipicsi: add ISR for writing the data to buffer Stu Hsieh
` (4 subsequent siblings)
12 siblings, 0 replies; 17+ messages in thread
From: Stu Hsieh @ 2019-05-14 6:13 UTC (permalink / raw)
To: Mauro Carvalho Chehab, Rob Herring, CK Hu
Cc: Mark Rutland, Matthias Brugger, Stu Hsieh, linux-media,
devicetree, linux-kernel, linux-arm-kernel, linux-mediatek,
srv_heupstream
This patch enable/disable cmos setting for mt2712 when
vb2 start/stop streaming.
Signed-off-by: Stu Hsieh <stu.hsieh@mediatek.com>
---
.../media/platform/mtk-mipicsi/mtk_mipicsi.c | 39 +++++++++++++++++++
1 file changed, 39 insertions(+)
diff --git a/drivers/media/platform/mtk-mipicsi/mtk_mipicsi.c b/drivers/media/platform/mtk-mipicsi/mtk_mipicsi.c
index f9123765ebbd..44c01c8d566b 100644
--- a/drivers/media/platform/mtk-mipicsi/mtk_mipicsi.c
+++ b/drivers/media/platform/mtk-mipicsi/mtk_mipicsi.c
@@ -93,9 +93,11 @@
#define CAMSV_MODULE_EN 0x10
#define CAMSV_FMT_SEL 0x14
#define CAMSV_INT_EN 0x18
+#define CAMSV_SW_CTL 0x20
#define CAMSV_CLK_EN 0x30
#define CAMSV_TG_SEN_MODE 0x500
+#define CAMSV_TG_VF_CON 0x504
#define CAMSV_TG_SEN_GRAB_PXL 0x508
#define CAMSV_TG_SEN_GRAB_LIN 0x50C
#define CAMSV_TG_PATH_CFG 0x510
@@ -518,9 +520,25 @@ static int mtk_mipicsi_vb2_start_streaming(struct vb2_queue *vq,
struct soc_camera_device *icd = soc_camera_from_vb2q(vq);
struct soc_camera_host *ici = to_soc_camera_host(icd->parent);
struct mtk_mipicsi_dev *mipicsi = ici->priv;
+ unsigned int index = 0;
+ void __iomem *base = NULL;
icd->vdev->queue = vq;
+ for (index = 0U; index < MTK_CAMDMA_MAX_NUM; ++index)
+ if (((mipicsi->link_reg_val >> index) & 0x01U) == 0x01U &&
+ !mipicsi->is_enable_irq[index]) {
+ enable_irq(mipicsi->irq[index]);
+ mipicsi->is_enable_irq[index] = true;
+
+ /*enable cmos_en and vf_en*/
+ base = mipicsi->camsv[index];
+ writel(0x00000001U | readl(base + CAMSV_TG_SEN_MODE),
+ base + CAMSV_TG_SEN_MODE);
+ writel(0x00000001U | readl(base + CAMSV_TG_VF_CON),
+ base + CAMSV_TG_VF_CON);
+ }
+
mipicsi->streamon = true;
return 0;
}
@@ -530,7 +548,28 @@ static void mtk_mipicsi_vb2_stop_streaming(struct vb2_queue *vq)
struct mtk_mipicsi_dev *mipicsi = vb2_get_drv_priv(vq);
struct mtk_mipicsi_buf *buf = NULL;
struct mtk_mipicsi_buf *tmp = NULL;
+ unsigned int i = 0U;
unsigned int index = 0;
+ void __iomem *base = NULL;
+
+ for (i = 0U; i < MTK_CAMDMA_MAX_NUM; ++i)
+ if (((mipicsi->link_reg_val >> i) & 0x01U) == 0x01U) {
+ /*disable cmos_en and vf_en*/
+ base = mipicsi->camsv[i];
+ writel(readl(base + CAMSV_TG_SEN_MODE) & 0xFFFFFFFEU,
+ base + CAMSV_TG_SEN_MODE);
+ writel(readl(base + CAMSV_TG_VF_CON) & 0xFFFFFFFEU,
+ base + CAMSV_TG_VF_CON);
+ /*camsv reset*/
+ base = mipicsi->camsv[i];
+ writel(0x00000004U | readl(base + CAMSV_SW_CTL),
+ base + CAMSV_SW_CTL);
+ writel(readl(base + CAMSV_SW_CTL) & 0xFFFFFFFBU,
+ base + CAMSV_SW_CTL);
+ disable_irq(mipicsi->irq[i]);
+ mipicsi->is_enable_irq[i] = false;
+ mipicsi->irq_status[i] = false;
+ }
spin_lock(&mipicsi->queue_lock);
while (list_empty(&(mipicsi->fb_list)) == 0) {
--
2.18.0
^ permalink raw reply related [flat|nested] 17+ messages in thread* [PATCH v3 09/13] [media] mtk-mipicsi: add ISR for writing the data to buffer
2019-05-14 6:13 [PATCH v3 00/13] Add mediatek mipicsi driver for Mediatek SOC MT2712 Stu Hsieh
` (7 preceding siblings ...)
2019-05-14 6:13 ` [PATCH v3 08/13] [media] mtk-mipicsi: enable/disable cmos for mt2712 Stu Hsieh
@ 2019-05-14 6:13 ` Stu Hsieh
2019-05-17 9:05 ` CK Hu
2019-05-14 6:13 ` [PATCH v3 10/13] [media] mtk-mipicsi: set the output address in HW reg Stu Hsieh
` (3 subsequent siblings)
12 siblings, 1 reply; 17+ messages in thread
From: Stu Hsieh @ 2019-05-14 6:13 UTC (permalink / raw)
To: Mauro Carvalho Chehab, Rob Herring, CK Hu
Cc: Mark Rutland, Matthias Brugger, Stu Hsieh, linux-media,
devicetree, linux-kernel, linux-arm-kernel, linux-mediatek,
srv_heupstream
This patch add ISR for writing the data to buffer
When mipicsi HW complete to write the data in buffer,
the interrupt woulb be trigger.
So, the ISR need to clear interrupt status for next interrupt.
Signed-off-by: Stu Hsieh <stu.hsieh@mediatek.com>
---
.../media/platform/mtk-mipicsi/mtk_mipicsi.c | 110 ++++++++++++++++++
1 file changed, 110 insertions(+)
diff --git a/drivers/media/platform/mtk-mipicsi/mtk_mipicsi.c b/drivers/media/platform/mtk-mipicsi/mtk_mipicsi.c
index 44c01c8d566b..af5655345754 100644
--- a/drivers/media/platform/mtk-mipicsi/mtk_mipicsi.c
+++ b/drivers/media/platform/mtk-mipicsi/mtk_mipicsi.c
@@ -36,6 +36,7 @@
#include <linux/pm_runtime.h>
#include <linux/iommu.h>
#include <linux/of.h>
+#include <linux/of_irq.h>
#include <linux/of_platform.h>
#include <media/v4l2-common.h>
#include <media/v4l2-dev.h>
@@ -93,6 +94,8 @@
#define CAMSV_MODULE_EN 0x10
#define CAMSV_FMT_SEL 0x14
#define CAMSV_INT_EN 0x18
+#define CAMSV_INT_STATUS 0x1C
+#define PASS1_DONE_STATUS 10
#define CAMSV_SW_CTL 0x20
#define CAMSV_CLK_EN 0x30
@@ -122,6 +125,8 @@ struct mtk_mipicsi_dev {
struct platform_device *pdev;
unsigned int camsv_num;
struct device *larb_pdev;
+ unsigned int irq[MTK_CAMDMA_MAX_NUM];
+ bool irq_status[MTK_CAMDMA_MAX_NUM];
void __iomem *ana;
void __iomem *seninf_ctrl;
void __iomem *seninf;
@@ -132,6 +137,7 @@ struct mtk_mipicsi_dev {
spinlock_t lock;
spinlock_t queue_lock;
struct mtk_mipicsi_buf cam_buf[MAX_BUFFER_NUM];
+ bool is_enable_irq[MTK_CAMDMA_MAX_NUM];
bool streamon;
unsigned int link;
u8 link_reg_val;
@@ -911,9 +917,96 @@ static const struct dev_pm_ops mtk_mipicsi_pm = {
mtk_mipicsi_pm_resume, NULL)
};
+static int get_irq_channel(struct mtk_mipicsi_dev *mipicsi)
+{
+ int ch;
+ u32 int_reg_val;
+
+ for (ch = 0; ch < mipicsi->camsv_num; ++ch) {
+ int_reg_val = readl(mipicsi->camsv[ch] + CAMSV_INT_STATUS);
+ if ((int_reg_val & (1UL << PASS1_DONE_STATUS)) != 0UL)
+ return ch;
+ }
+
+ return -1;
+}
+
+static void mtk_mipicsi_irq_buf_process(struct mtk_mipicsi_dev *mipicsi)
+{
+ unsigned int i = 0U;
+ struct mtk_mipicsi_buf *new_cam_buf = NULL;
+ struct mtk_mipicsi_buf *tmp = NULL;
+ unsigned int index = 0U;
+ unsigned int next = 0U;
+
+ for (i = 0U; i < MTK_CAMDMA_MAX_NUM; ++i)
+ mipicsi->irq_status[i] = false;
+
+ i = 0;
+
+ /* only one buffer left */
+ if ((&(mipicsi->fb_list))->next->next == &(mipicsi->fb_list))
+ return;
+
+ /*for each fb_lst 2 times to get the top 2 buffer.*/
+ list_for_each_entry_safe(new_cam_buf, tmp,
+ &(mipicsi->fb_list), queue) {
+ if (i == 0U) {
+ index = new_cam_buf->vb->index;
+ } else {
+ next = new_cam_buf->vb->index;
+ break;
+ }
+ ++i;
+ }
+
+ /*
+ * fb_list has one more buffer. Free the first buffer to user
+ * and fill the second buffer to HW.
+ */
+ vb2_buffer_done(mipicsi->cam_buf[index].vb,
+ VB2_BUF_STATE_DONE);
+
+ list_del_init(&(mipicsi->cam_buf[index].queue));
+}
+
+static irqreturn_t mtk_mipicsi_isr(int irq, void *data)
+{
+
+ struct mtk_mipicsi_dev *mipicsi = data;
+ unsigned long flags = 0;
+ int isr_ch;
+ u8 irq_cnt = 0, i = 0;
+
+ spin_lock_irqsave(&mipicsi->lock, flags);
+
+ isr_ch = get_irq_channel(mipicsi);
+ if (isr_ch < 0) {
+ spin_unlock_irqrestore(&mipicsi->lock, flags);
+ return IRQ_HANDLED;
+ }
+
+ /* clear interrupt */
+ writel(1UL << PASS1_DONE_STATUS,
+ mipicsi->camsv[isr_ch] + CAMSV_INT_STATUS);
+ mipicsi->irq_status[isr_ch] = true;
+ for (i = 0U; i < MTK_CAMDMA_MAX_NUM; ++i) {
+ if (mipicsi->irq_status[i])
+ ++irq_cnt;
+ }
+
+ if (irq_cnt == mipicsi->link)
+ mtk_mipicsi_irq_buf_process(mipicsi);
+ spin_unlock_irqrestore(&mipicsi->lock, flags);
+
+ return IRQ_HANDLED;
+}
+
static int seninf_mux_camsv_node_parse(struct mtk_mipicsi_dev *mipicsi,
int index)
{
+ int ret;
+ int irq;
struct clk *clk = NULL;
struct device *dev = NULL;
struct resource *res = NULL;
@@ -951,6 +1044,23 @@ static int seninf_mux_camsv_node_parse(struct mtk_mipicsi_dev *mipicsi,
}
mipicsi->clk[index] = clk;
+ irq = of_irq_get(np, 0);
+ if (irq <= 0) {
+ dev_err(dev, "get irq fail in %s node\n", np->full_name);
+ return -ENODEV;
+ }
+ mipicsi->irq[index] = irq;
+
+ ret = devm_request_irq(dev, irq,
+ mtk_mipicsi_isr, 0,
+ mipicsi->drv_name, mipicsi);
+ if (ret != 0) {
+ dev_err(dev, "%s irq register failed\n", np->full_name);
+ return -ENODEV;
+ }
+ disable_irq(mipicsi->irq[index]);
+ mipicsi->irq_status[index] = false;
+
res = platform_get_resource(camdma_pdev, IORESOURCE_MEM, 0);
if (res == NULL) {
dev_err(dev, "get seninf_mux memory failed in %s node\n",
--
2.18.0
^ permalink raw reply related [flat|nested] 17+ messages in thread* Re: [PATCH v3 09/13] [media] mtk-mipicsi: add ISR for writing the data to buffer
2019-05-14 6:13 ` [PATCH v3 09/13] [media] mtk-mipicsi: add ISR for writing the data to buffer Stu Hsieh
@ 2019-05-17 9:05 ` CK Hu
0 siblings, 0 replies; 17+ messages in thread
From: CK Hu @ 2019-05-17 9:05 UTC (permalink / raw)
To: Stu Hsieh
Cc: Mauro Carvalho Chehab, Rob Herring, Mark Rutland,
Matthias Brugger, linux-media, devicetree, linux-kernel,
linux-arm-kernel, linux-mediatek, srv_heupstream
Hi, Stu:
On Tue, 2019-05-14 at 14:13 +0800, Stu Hsieh wrote:
> This patch add ISR for writing the data to buffer
>
> When mipicsi HW complete to write the data in buffer,
> the interrupt woulb be trigger.
> So, the ISR need to clear interrupt status for next interrupt.
>
> Signed-off-by: Stu Hsieh <stu.hsieh@mediatek.com>
> ---
> .../media/platform/mtk-mipicsi/mtk_mipicsi.c | 110 ++++++++++++++++++
> 1 file changed, 110 insertions(+)
>
> diff --git a/drivers/media/platform/mtk-mipicsi/mtk_mipicsi.c b/drivers/media/platform/mtk-mipicsi/mtk_mipicsi.c
> index 44c01c8d566b..af5655345754 100644
> --- a/drivers/media/platform/mtk-mipicsi/mtk_mipicsi.c
> +++ b/drivers/media/platform/mtk-mipicsi/mtk_mipicsi.c
> @@ -36,6 +36,7 @@
> #include <linux/pm_runtime.h>
> #include <linux/iommu.h>
> #include <linux/of.h>
> +#include <linux/of_irq.h>
> #include <linux/of_platform.h>
> #include <media/v4l2-common.h>
> #include <media/v4l2-dev.h>
> @@ -93,6 +94,8 @@
> #define CAMSV_MODULE_EN 0x10
> #define CAMSV_FMT_SEL 0x14
> #define CAMSV_INT_EN 0x18
> +#define CAMSV_INT_STATUS 0x1C
> +#define PASS1_DONE_STATUS 10
> #define CAMSV_SW_CTL 0x20
> #define CAMSV_CLK_EN 0x30
>
> @@ -122,6 +125,8 @@ struct mtk_mipicsi_dev {
> struct platform_device *pdev;
> unsigned int camsv_num;
> struct device *larb_pdev;
> + unsigned int irq[MTK_CAMDMA_MAX_NUM];
> + bool irq_status[MTK_CAMDMA_MAX_NUM];
> void __iomem *ana;
> void __iomem *seninf_ctrl;
> void __iomem *seninf;
> @@ -132,6 +137,7 @@ struct mtk_mipicsi_dev {
> spinlock_t lock;
> spinlock_t queue_lock;
> struct mtk_mipicsi_buf cam_buf[MAX_BUFFER_NUM];
> + bool is_enable_irq[MTK_CAMDMA_MAX_NUM];
Useless, so remove it.
> bool streamon;
> unsigned int link;
> u8 link_reg_val;
> @@ -911,9 +917,96 @@ static const struct dev_pm_ops mtk_mipicsi_pm = {
> mtk_mipicsi_pm_resume, NULL)
> };
>
> +static int get_irq_channel(struct mtk_mipicsi_dev *mipicsi)
> +{
> + int ch;
> + u32 int_reg_val;
> +
> + for (ch = 0; ch < mipicsi->camsv_num; ++ch) {
> + int_reg_val = readl(mipicsi->camsv[ch] + CAMSV_INT_STATUS);
> + if ((int_reg_val & (1UL << PASS1_DONE_STATUS)) != 0UL)
> + return ch;
> + }
> +
> + return -1;
> +}
> +
> +static void mtk_mipicsi_irq_buf_process(struct mtk_mipicsi_dev *mipicsi)
> +{
> + unsigned int i = 0U;
> + struct mtk_mipicsi_buf *new_cam_buf = NULL;
> + struct mtk_mipicsi_buf *tmp = NULL;
> + unsigned int index = 0U;
> + unsigned int next = 0U;
> +
> + for (i = 0U; i < MTK_CAMDMA_MAX_NUM; ++i)
> + mipicsi->irq_status[i] = false;
> +
> + i = 0;
> +
> + /* only one buffer left */
> + if ((&(mipicsi->fb_list))->next->next == &(mipicsi->fb_list))
> + return;
> +
> + /*for each fb_lst 2 times to get the top 2 buffer.*/
> + list_for_each_entry_safe(new_cam_buf, tmp,
> + &(mipicsi->fb_list), queue) {
> + if (i == 0U) {
> + index = new_cam_buf->vb->index;
> + } else {
> + next = new_cam_buf->vb->index;
> + break;
> + }
> + ++i;
> + }
> +
> + /*
> + * fb_list has one more buffer. Free the first buffer to user
> + * and fill the second buffer to HW.
> + */
> + vb2_buffer_done(mipicsi->cam_buf[index].vb,
> + VB2_BUF_STATE_DONE);
> +
> + list_del_init(&(mipicsi->cam_buf[index].queue));
> +}
> +
> +static irqreturn_t mtk_mipicsi_isr(int irq, void *data)
> +{
> +
> + struct mtk_mipicsi_dev *mipicsi = data;
> + unsigned long flags = 0;
> + int isr_ch;
> + u8 irq_cnt = 0, i = 0;
> +
> + spin_lock_irqsave(&mipicsi->lock, flags);
> +
> + isr_ch = get_irq_channel(mipicsi);
I think you should pass data as camsv instance, so you need not to
search the camsv instance, and each camsv instance could pointer to the
same misicsi instance.
> + if (isr_ch < 0) {
> + spin_unlock_irqrestore(&mipicsi->lock, flags);
> + return IRQ_HANDLED;
> + }
> +
> + /* clear interrupt */
> + writel(1UL << PASS1_DONE_STATUS,
> + mipicsi->camsv[isr_ch] + CAMSV_INT_STATUS);
> + mipicsi->irq_status[isr_ch] = true;
> + for (i = 0U; i < MTK_CAMDMA_MAX_NUM; ++i) {
> + if (mipicsi->irq_status[i])
> + ++irq_cnt;
> + }
> +
> + if (irq_cnt == mipicsi->link)
> + mtk_mipicsi_irq_buf_process(mipicsi);
I think mtk_mipicsi_irq_buf_process() should not be processed in irq
handler. In irq handler, do as few things as possible.
Regards,
CK
> + spin_unlock_irqrestore(&mipicsi->lock, flags);
> +
> + return IRQ_HANDLED;
> +}
> +
> static int seninf_mux_camsv_node_parse(struct mtk_mipicsi_dev *mipicsi,
> int index)
> {
> + int ret;
> + int irq;
> struct clk *clk = NULL;
> struct device *dev = NULL;
> struct resource *res = NULL;
> @@ -951,6 +1044,23 @@ static int seninf_mux_camsv_node_parse(struct mtk_mipicsi_dev *mipicsi,
> }
> mipicsi->clk[index] = clk;
>
> + irq = of_irq_get(np, 0);
> + if (irq <= 0) {
> + dev_err(dev, "get irq fail in %s node\n", np->full_name);
> + return -ENODEV;
> + }
> + mipicsi->irq[index] = irq;
> +
> + ret = devm_request_irq(dev, irq,
> + mtk_mipicsi_isr, 0,
> + mipicsi->drv_name, mipicsi);
> + if (ret != 0) {
> + dev_err(dev, "%s irq register failed\n", np->full_name);
> + return -ENODEV;
> + }
> + disable_irq(mipicsi->irq[index]);
> + mipicsi->irq_status[index] = false;
> +
> res = platform_get_resource(camdma_pdev, IORESOURCE_MEM, 0);
> if (res == NULL) {
> dev_err(dev, "get seninf_mux memory failed in %s node\n",
^ permalink raw reply [flat|nested] 17+ messages in thread
* [PATCH v3 10/13] [media] mtk-mipicsi: set the output address in HW reg
2019-05-14 6:13 [PATCH v3 00/13] Add mediatek mipicsi driver for Mediatek SOC MT2712 Stu Hsieh
` (8 preceding siblings ...)
2019-05-14 6:13 ` [PATCH v3 09/13] [media] mtk-mipicsi: add ISR for writing the data to buffer Stu Hsieh
@ 2019-05-14 6:13 ` Stu Hsieh
2019-05-14 6:13 ` [PATCH v3 11/13] [media] mtk-mipicsi: add function to get the format Stu Hsieh
` (2 subsequent siblings)
12 siblings, 0 replies; 17+ messages in thread
From: Stu Hsieh @ 2019-05-14 6:13 UTC (permalink / raw)
To: Mauro Carvalho Chehab, Rob Herring, CK Hu
Cc: Mark Rutland, Matthias Brugger, Stu Hsieh, linux-media,
devicetree, linux-kernel, linux-arm-kernel, linux-mediatek,
srv_heupstream
This patch set the output address in HW reg when buffer queue and ISR.
Signed-off-by: Stu Hsieh <stu.hsieh@mediatek.com>
---
.../media/platform/mtk-mipicsi/mtk_mipicsi.c | 39 +++++++++++++++++++
1 file changed, 39 insertions(+)
diff --git a/drivers/media/platform/mtk-mipicsi/mtk_mipicsi.c b/drivers/media/platform/mtk-mipicsi/mtk_mipicsi.c
index af5655345754..cf46fcd01a19 100644
--- a/drivers/media/platform/mtk-mipicsi/mtk_mipicsi.c
+++ b/drivers/media/platform/mtk-mipicsi/mtk_mipicsi.c
@@ -105,6 +105,7 @@
#define CAMSV_TG_SEN_GRAB_LIN 0x50C
#define CAMSV_TG_PATH_CFG 0x510
+#define IMGO_BASE_ADDR 0x220
#define IMGO_XSIZE 0x230
#define IMGO_YSIZE 0x234
#define IMGO_STRIDE 0x238
@@ -503,12 +504,22 @@ static int mtk_mipicsi_vb2_prepare(struct vb2_buffer *vb)
return 0;
}
+static void mtk_mipicsi_fill_buffer(void __iomem *base, dma_addr_t dma_handle)
+{
+ writel(dma_handle, base + IMGO_BASE_ADDR);
+}
+
static void mtk_mipicsi_vb2_queue(struct vb2_buffer *vb)
{
struct soc_camera_device *icd = soc_camera_from_vb2q(vb->vb2_queue);
struct soc_camera_host *ici = to_soc_camera_host(icd->parent);
struct mtk_mipicsi_dev *mipicsi = ici->priv;
+ unsigned int i = 0;
+ u64 offset = 0;
+ u8 link_index = 0U;
char *va = NULL;
+ u32 bytesperline = mipicsi->bytesperline;
+ u32 height = mipicsi->height;
spin_lock(&mipicsi->queue_lock);
list_add_tail(&(mipicsi->cam_buf[vb->index].queue),
@@ -517,6 +528,20 @@ static void mtk_mipicsi_vb2_queue(struct vb2_buffer *vb)
va = vb2_plane_vaddr(vb, 0);
+ for (i = 0U; (mipicsi->enqueue_cnt == 0UL) && (i < MTK_CAMDMA_MAX_NUM);
+ ++i)
+ if (((mipicsi->link_reg_val >> i) & 0x01U) == 0x01U) {
+ offset = (u64)link_index * bytesperline * height;
+
+ spin_lock(&mipicsi->lock);
+ mtk_mipicsi_fill_buffer(mipicsi->camsv[i],
+ mipicsi->cam_buf[vb->index].vb_dma_addr_phy
+ + offset);
+ spin_unlock(&mipicsi->lock);
+
+ link_index++;
+ }
+
++(mipicsi->enqueue_cnt);
}
@@ -938,6 +963,10 @@ static void mtk_mipicsi_irq_buf_process(struct mtk_mipicsi_dev *mipicsi)
struct mtk_mipicsi_buf *tmp = NULL;
unsigned int index = 0U;
unsigned int next = 0U;
+ u64 offset = 0ULL;
+ u8 link_index = 0U;
+ void __iomem *base = NULL;
+ dma_addr_t pa;
for (i = 0U; i < MTK_CAMDMA_MAX_NUM; ++i)
mipicsi->irq_status[i] = false;
@@ -960,6 +989,16 @@ static void mtk_mipicsi_irq_buf_process(struct mtk_mipicsi_dev *mipicsi)
++i;
}
+ for (i = 0U; i < MTK_CAMDMA_MAX_NUM; ++i) {
+ if (((mipicsi->link_reg_val >> i) & 0x01U) == 0x01U) {
+ offset = (u64)link_index *
+ mipicsi->bytesperline * mipicsi->height;
+ base = mipicsi->camsv[i];
+ pa = mipicsi->cam_buf[next].vb_dma_addr_phy;
+ mtk_mipicsi_fill_buffer(base, pa + offset);
+ link_index++;
+ }
+ }
/*
* fb_list has one more buffer. Free the first buffer to user
* and fill the second buffer to HW.
--
2.18.0
^ permalink raw reply related [flat|nested] 17+ messages in thread* [PATCH v3 11/13] [media] mtk-mipicsi: add function to get the format
2019-05-14 6:13 [PATCH v3 00/13] Add mediatek mipicsi driver for Mediatek SOC MT2712 Stu Hsieh
` (9 preceding siblings ...)
2019-05-14 6:13 ` [PATCH v3 10/13] [media] mtk-mipicsi: set the output address in HW reg Stu Hsieh
@ 2019-05-14 6:13 ` Stu Hsieh
2019-05-14 6:13 ` [PATCH v3 12/13] [media] mtk-mipicsi: add debug message for mipicsi driver Stu Hsieh
2019-05-14 6:13 ` [PATCH v3 13/13] [media] mtk-mipicsi: add debugfs " Stu Hsieh
12 siblings, 0 replies; 17+ messages in thread
From: Stu Hsieh @ 2019-05-14 6:13 UTC (permalink / raw)
To: Mauro Carvalho Chehab, Rob Herring, CK Hu
Cc: Mark Rutland, Matthias Brugger, Stu Hsieh, linux-media,
devicetree, linux-kernel, linux-arm-kernel, linux-mediatek,
srv_heupstream
This patch add function to get the format
This function can get the subdev format and host format.
Calculate the number of format which intersection of subdev and host.
Signed-off-by: Stu Hsieh <stu.hsieh@mediatek.com>
---
.../media/platform/mtk-mipicsi/mtk_mipicsi.c | 151 ++++++++++++++++++
1 file changed, 151 insertions(+)
diff --git a/drivers/media/platform/mtk-mipicsi/mtk_mipicsi.c b/drivers/media/platform/mtk-mipicsi/mtk_mipicsi.c
index cf46fcd01a19..1b885de6d990 100644
--- a/drivers/media/platform/mtk-mipicsi/mtk_mipicsi.c
+++ b/drivers/media/platform/mtk-mipicsi/mtk_mipicsi.c
@@ -56,6 +56,7 @@
#define MIPICSI_CLK (MIPICSI_COMMON_CLK + MTK_CAMDMA_MAX_NUM)
#define MAX_DES_LINK 4U
#define SUBDEV_LINK_REG 0x49
+#define MTK_DATAWIDTH_8 (0x01U << 7U)
#define MAX_SUPPORT_WIDTH 4096U
#define MAX_SUPPORT_HEIGHT 4096U
#define MAX_BUFFER_NUM 32U
@@ -134,6 +135,7 @@ struct mtk_mipicsi_dev {
struct regmap *seninf_top;
void __iomem *seninf_mux[MTK_CAMDMA_MAX_NUM];
void __iomem *camsv[MTK_CAMDMA_MAX_NUM];
+ u16 width_flags; /* max 12 bits */
struct list_head fb_list;
spinlock_t lock;
spinlock_t queue_lock;
@@ -152,6 +154,50 @@ struct mtk_mipicsi_dev {
u32 bytesperline;
};
+static const struct soc_mbus_lookup mtk_mipicsi_formats[] = {
+{
+ .code = MEDIA_BUS_FMT_YUYV8_2X8,
+ .fmt = {
+ .fourcc = V4L2_PIX_FMT_YUYV,
+ .name = "YUYV",
+ .bits_per_sample = 8,
+ .packing = SOC_MBUS_PACKING_2X8_PADHI,
+ .order = SOC_MBUS_ORDER_LE,
+ .layout = SOC_MBUS_LAYOUT_PACKED,
+ },
+}, {
+ .code = MEDIA_BUS_FMT_YVYU8_2X8,
+ .fmt = {
+ .fourcc = V4L2_PIX_FMT_YVYU,
+ .name = "YVYU",
+ .bits_per_sample = 8,
+ .packing = SOC_MBUS_PACKING_2X8_PADHI,
+ .order = SOC_MBUS_ORDER_LE,
+ .layout = SOC_MBUS_LAYOUT_PACKED,
+ },
+}, {
+ .code = MEDIA_BUS_FMT_UYVY8_2X8,
+ .fmt = {
+ .fourcc = V4L2_PIX_FMT_UYVY,
+ .name = "UYVY",
+ .bits_per_sample = 8,
+ .packing = SOC_MBUS_PACKING_2X8_PADHI,
+ .order = SOC_MBUS_ORDER_LE,
+ .layout = SOC_MBUS_LAYOUT_PACKED,
+ },
+}, {
+ .code = MEDIA_BUS_FMT_VYUY8_2X8,
+ .fmt = {
+ .fourcc = V4L2_PIX_FMT_VYUY,
+ .name = "VYUY",
+ .bits_per_sample = 8,
+ .packing = SOC_MBUS_PACKING_2X8_PADHI,
+ .order = SOC_MBUS_ORDER_LE,
+ .layout = SOC_MBUS_LAYOUT_PACKED,
+ },
+},
+};
+
#define MTK_MIPICSI_BUS_PARAM (V4L2_MBUS_MASTER | \
V4L2_MBUS_HSYNC_ACTIVE_HIGH | \
V4L2_MBUS_HSYNC_ACTIVE_LOW | \
@@ -196,6 +242,43 @@ static void mtk_mipicsi_ana_clk_enable(void __iomem *base, bool enable)
}
}
+static int mtk_mipicsi_try_bus_param(struct soc_camera_device *icd,
+ unsigned char buswidth)
+{
+ struct v4l2_subdev *sd = soc_camera_to_subdev(icd);
+ struct soc_camera_host *ici = to_soc_camera_host(icd->parent);
+ struct mtk_mipicsi_dev *mipicsi = ici->priv;
+ struct v4l2_mbus_config cfg = {.type = V4L2_MBUS_CSI2_DPHY,};
+ unsigned long common_flags = 0;
+ int ret = 0;
+
+ ret = v4l2_subdev_call(sd, video, g_mbus_config, &cfg);
+ if (ret == 0) {
+ common_flags = soc_mbus_config_compatible(&cfg,
+ MTK_MIPICSI_BUS_PARAM);
+ if (common_flags == 0U) {
+ dev_warn(icd->parent, "Flags incompatible: camera 0x%x\n",
+ cfg.flags);
+ return -EINVAL;
+ }
+ } else {
+ if (ret != -ENOIOCTLCMD)
+ return ret;
+ }
+
+ if ((((u16)1U << (buswidth - 1U)) & mipicsi->width_flags) != 0U)
+ return 0;
+
+ return -EINVAL;
+}
+
+static bool mtk_mipicsi_packing_supported(const struct soc_mbus_pixelfmt *fmt)
+{
+ return fmt->packing == SOC_MBUS_PACKING_NONE ||
+ (fmt->bits_per_sample == 8U &&
+ fmt->packing == SOC_MBUS_PACKING_2X8_PADHI);
+}
+
static int get_subdev_register(const struct soc_camera_device *icd,
struct v4l2_dbg_register *reg)
{
@@ -322,6 +405,72 @@ static void mtk_mipicsi_remove_device(struct soc_camera_device *icd)
(void)pm_runtime_put_sync(icd->parent);
}
+static int mtk_mipicsi_get_formats(struct soc_camera_device *icd,
+ unsigned int idx, struct soc_camera_format_xlate *xlate)
+{
+ struct v4l2_subdev *sd = soc_camera_to_subdev(icd);
+ int formats = 0, ret, i;
+ int n = ARRAY_SIZE(mtk_mipicsi_formats);
+
+ struct v4l2_subdev_mbus_code_enum mbus_code = {
+ .which = V4L2_SUBDEV_FORMAT_ACTIVE,
+ .index = idx,
+ };
+ /* subdev format */
+ const struct soc_mbus_pixelfmt *fmt;
+
+ ret = v4l2_subdev_call(sd, pad, enum_mbus_code, NULL, &mbus_code);
+ if (ret < 0)
+ /* No more formats */
+ return 0;
+
+ /* get subdev support format */
+ fmt = soc_mbus_get_fmtdesc(mbus_code.code);
+ if (fmt == NULL) {
+ dev_err(icd->parent, "Invalid format code #%u: %d",
+ idx, mbus_code.code);
+ return 0;
+ }
+
+ /* This also checks support for the requested bits-per-sample */
+ ret = mtk_mipicsi_try_bus_param(icd, fmt->bits_per_sample);
+ if (ret < 0) {
+ dev_err(icd->parent, "Fail to try the bus parameters.\n");
+ return 0;
+ }
+
+ switch (mbus_code.code) {
+ case MEDIA_BUS_FMT_UYVY8_2X8:
+ case MEDIA_BUS_FMT_VYUY8_2X8:
+ case MEDIA_BUS_FMT_YUYV8_2X8:
+ case MEDIA_BUS_FMT_YVYU8_2X8:
+ dev_dbg(icd->parent, "Providing format %s using code %d\n",
+ fmt->name, mbus_code.code);
+ break;
+ default:
+ if (!mtk_mipicsi_packing_supported(fmt))
+ return 0;
+ if (xlate != NULL)
+ dev_dbg(icd->parent,
+ "Providing format %s in pass-through mode\n",
+ fmt->name);
+ break;
+ }
+
+ /* get camera host and subdev format intersection */
+ for (i = 0; i < n; ++i)
+ if (mtk_mipicsi_formats[i].fmt.fourcc == fmt->fourcc) {
+ ++formats;
+ if (xlate != NULL) {
+ xlate->host_fmt = &mtk_mipicsi_formats[i].fmt;
+ xlate->code = mbus_code.code;
+ xlate++;
+ }
+ }
+
+ return formats;
+}
+
static bool is_supported(const u32 pixformat)
{
switch (pixformat) {
@@ -711,6 +860,7 @@ static struct soc_camera_host_ops mtk_soc_camera_host_ops = {
.owner = THIS_MODULE,
.add = mtk_mipicsi_add_device,
.remove = mtk_mipicsi_remove_device,
+ .get_formats = mtk_mipicsi_get_formats,
.set_fmt = mtk_mipicsi_set_fmt,
.try_fmt = mtk_mipicsi_try_fmt,
.init_videobuf2 = mtk_mipicsi_init_videobuf2,
@@ -1297,6 +1447,7 @@ static int mtk_mipicsi_probe(struct platform_device *pdev)
mipicsi->soc_host.priv = mipicsi;
mipicsi->soc_host.v4l2_dev.dev = &pdev->dev;
mipicsi->soc_host.nr = mipicsi->id;
+ mipicsi->width_flags = MTK_DATAWIDTH_8;
mipicsi->streamon = false;
ret = soc_camera_host_register(&mipicsi->soc_host);
--
2.18.0
^ permalink raw reply related [flat|nested] 17+ messages in thread* [PATCH v3 12/13] [media] mtk-mipicsi: add debug message for mipicsi driver
2019-05-14 6:13 [PATCH v3 00/13] Add mediatek mipicsi driver for Mediatek SOC MT2712 Stu Hsieh
` (10 preceding siblings ...)
2019-05-14 6:13 ` [PATCH v3 11/13] [media] mtk-mipicsi: add function to get the format Stu Hsieh
@ 2019-05-14 6:13 ` Stu Hsieh
2019-05-14 6:13 ` [PATCH v3 13/13] [media] mtk-mipicsi: add debugfs " Stu Hsieh
12 siblings, 0 replies; 17+ messages in thread
From: Stu Hsieh @ 2019-05-14 6:13 UTC (permalink / raw)
To: Mauro Carvalho Chehab, Rob Herring, CK Hu
Cc: Mark Rutland, Matthias Brugger, Stu Hsieh, linux-media,
devicetree, linux-kernel, linux-arm-kernel, linux-mediatek,
srv_heupstream
This patch add debug message for mipicsi driver.
Signed-off-by: Stu Hsieh <stu.hsieh@mediatek.com>
---
.../media/platform/mtk-mipicsi/mtk_mipicsi.c | 58 ++++++++++++++++++-
1 file changed, 56 insertions(+), 2 deletions(-)
diff --git a/drivers/media/platform/mtk-mipicsi/mtk_mipicsi.c b/drivers/media/platform/mtk-mipicsi/mtk_mipicsi.c
index 1b885de6d990..c1cbeb3c60e1 100644
--- a/drivers/media/platform/mtk-mipicsi/mtk_mipicsi.c
+++ b/drivers/media/platform/mtk-mipicsi/mtk_mipicsi.c
@@ -28,6 +28,7 @@
#include <linux/kernel.h>
#include <linux/mm.h>
#include <linux/moduleparam.h>
+#include <linux/time64.h>
#include <linux/device.h>
#include <linux/platform_device.h>
#include <linux/clk.h>
@@ -114,6 +115,15 @@
#define SerDes_support 1
+static int mtk_mipicsi_dbg_level;
+#define mtk_mipicsi_dbg(level, fmt, args...) \
+ do { \
+ if (mtk_mipicsi_dbg_level >= level) \
+ pr_info("[MTK_MIPICSI%d] L%d %s %d: " fmt "\n", \
+ mipicsi->id, level, __func__, __LINE__, \
+ ##args); \
+ } while (0)
+
/* buffer for one video frame */
struct mtk_mipicsi_buf {
struct list_head queue;
@@ -145,6 +155,9 @@ struct mtk_mipicsi_dev {
unsigned int link;
u8 link_reg_val;
unsigned long enqueue_cnt;
+ unsigned long dequeue_cnt;
+ struct timespec64 fps_time_cur;
+ struct timespec64 fps_time_pre;
char drv_name[16];
u32 id;
int clk_num;
@@ -390,6 +403,8 @@ static int mtk_mipicsi_add_device(struct soc_camera_device *icd)
mipicsi->width = width;
mipicsi->height = height;
+ mtk_mipicsi_dbg(1, "sub device width/height/bytesperline %d/%d/%d",
+ width, height, mipicsi->bytesperline);
/*
* If power domain was closed before, it will be open.
@@ -527,6 +542,9 @@ static int mtk_mipicsi_set_fmt(struct soc_camera_device *icd,
if (pix->pixelformat == V4L2_PIX_FMT_YUYV)
pix->sizeimage = pix->width * pix->height * 2U;
+ mtk_mipicsi_dbg(0, "width/height/sizeimage %u/%u/%u",
+ pix->width, pix->height, pix->sizeimage);
+
if (mf->code != xlate->code)
return -EINVAL;
@@ -647,6 +665,9 @@ static int mtk_mipicsi_vb2_prepare(struct vb2_buffer *vb)
buf->vb_dma_addr_phy =
vb2_dma_contig_plane_dma_addr(vb, 0);
va = vb2_plane_vaddr(vb, 0);
+ mtk_mipicsi_dbg(1, "va=%p vb_dma_addr_phy=%lx size=%d",
+ va, (unsigned long)buf->vb_dma_addr_phy,
+ vb->planes[0].bytesused);
buf->vb = vb;
}
@@ -692,6 +713,8 @@ static void mtk_mipicsi_vb2_queue(struct vb2_buffer *vb)
}
++(mipicsi->enqueue_cnt);
+ mtk_mipicsi_dbg(2, "enqueue NO.%d buffer(%p). Total %lu buffer",
+ vb->index, vb, mipicsi->enqueue_cnt);
}
static int mtk_mipicsi_vb2_start_streaming(struct vb2_queue *vq,
@@ -770,6 +793,7 @@ static void mtk_mipicsi_vb2_stop_streaming(struct vb2_queue *vq)
INIT_LIST_HEAD(&(mipicsi->fb_list));
mipicsi->enqueue_cnt = 0UL;
+ mipicsi->dequeue_cnt = 0UL;
}
static struct vb2_ops mtk_vb2_ops = {
@@ -1064,8 +1088,10 @@ static int mtk_mipicsi_pm_resume(struct device *dev)
if (mipicsi->larb_pdev != NULL) {
ret = mtk_smi_larb_get(mipicsi->larb_pdev);
- if (ret != 0)
+ if (ret != 0) {
+ mtk_mipicsi_dbg(0, "failed to get larb, err %d", ret);
return ret;
+ }
}
mtk_mipicsi_ana_clk_enable(mipicsi->ana, true);
@@ -1115,6 +1141,7 @@ static void mtk_mipicsi_irq_buf_process(struct mtk_mipicsi_dev *mipicsi)
unsigned int next = 0U;
u64 offset = 0ULL;
u8 link_index = 0U;
+ long time_interval;
void __iomem *base = NULL;
dma_addr_t pa;
@@ -1124,8 +1151,10 @@ static void mtk_mipicsi_irq_buf_process(struct mtk_mipicsi_dev *mipicsi)
i = 0;
/* only one buffer left */
- if ((&(mipicsi->fb_list))->next->next == &(mipicsi->fb_list))
+ if ((&(mipicsi->fb_list))->next->next == &(mipicsi->fb_list)) {
+ mtk_mipicsi_dbg(1, "only 1 buffer left, drop frame");
return;
+ }
/*for each fb_lst 2 times to get the top 2 buffer.*/
list_for_each_entry_safe(new_cam_buf, tmp,
@@ -1155,8 +1184,30 @@ static void mtk_mipicsi_irq_buf_process(struct mtk_mipicsi_dev *mipicsi)
*/
vb2_buffer_done(mipicsi->cam_buf[index].vb,
VB2_BUF_STATE_DONE);
+ ++(mipicsi->dequeue_cnt);
list_del_init(&(mipicsi->cam_buf[index].queue));
+
+ if (mtk_mipicsi_dbg_level >= 2) {
+ ktime_get_real_ts64(&(mipicsi->fps_time_cur));
+ if (mipicsi->dequeue_cnt == 1) {
+ mipicsi->fps_time_pre.tv_sec =
+ mipicsi->fps_time_cur.tv_sec;
+ mipicsi->fps_time_pre.tv_nsec =
+ mipicsi->fps_time_cur.tv_nsec;
+ } else {
+ time_interval = (mipicsi->fps_time_cur.tv_sec
+ - mipicsi->fps_time_pre.tv_sec) * 1000000000
+ + (mipicsi->fps_time_cur.tv_nsec
+ - mipicsi->fps_time_pre.tv_nsec);
+ mtk_mipicsi_dbg(0, "time interval is %ld\n",
+ time_interval);
+ mipicsi->fps_time_pre.tv_sec =
+ mipicsi->fps_time_cur.tv_sec;
+ mipicsi->fps_time_pre.tv_nsec =
+ mipicsi->fps_time_cur.tv_nsec;
+ }
+ }
}
static irqreturn_t mtk_mipicsi_isr(int irq, void *data)
@@ -1171,6 +1222,7 @@ static irqreturn_t mtk_mipicsi_isr(int irq, void *data)
isr_ch = get_irq_channel(mipicsi);
if (isr_ch < 0) {
+ mtk_mipicsi_dbg(0, "no interrupt occur");
spin_unlock_irqrestore(&mipicsi->lock, flags);
return IRQ_HANDLED;
}
@@ -1461,6 +1513,7 @@ static int mtk_mipicsi_probe(struct platform_device *pdev)
spin_lock_init(&mipicsi->queue_lock);
spin_lock_init(&mipicsi->lock);
mipicsi->enqueue_cnt = 0UL;
+ mipicsi->dequeue_cnt = 0UL;
ret = vb2_dma_contig_set_max_seg_size(&pdev->dev, DMA_BIT_MASK(32U));
if (ret != 0) {
@@ -1504,5 +1557,6 @@ static struct platform_driver mtk_mipicsi_driver = {
};
module_platform_driver(mtk_mipicsi_driver);
+module_param(mtk_mipicsi_dbg_level, int, 0644);
MODULE_DESCRIPTION("MediaTek SoC Camera Host driver");
MODULE_LICENSE("GPL v2");
--
2.18.0
^ permalink raw reply related [flat|nested] 17+ messages in thread* [PATCH v3 13/13] [media] mtk-mipicsi: add debugfs for mipicsi driver
2019-05-14 6:13 [PATCH v3 00/13] Add mediatek mipicsi driver for Mediatek SOC MT2712 Stu Hsieh
` (11 preceding siblings ...)
2019-05-14 6:13 ` [PATCH v3 12/13] [media] mtk-mipicsi: add debug message for mipicsi driver Stu Hsieh
@ 2019-05-14 6:13 ` Stu Hsieh
12 siblings, 0 replies; 17+ messages in thread
From: Stu Hsieh @ 2019-05-14 6:13 UTC (permalink / raw)
To: Mauro Carvalho Chehab, Rob Herring, CK Hu
Cc: Mark Rutland, Matthias Brugger, Stu Hsieh, linux-media,
devicetree, linux-kernel, linux-arm-kernel, linux-mediatek,
srv_heupstream
This patch add debugfs for mipicsi driver.
Signed-off-by: Stu Hsieh <stu.hsieh@mediatek.com>
---
.../media/platform/mtk-mipicsi/mtk_mipicsi.c | 65 +++++++++++++++++++
1 file changed, 65 insertions(+)
diff --git a/drivers/media/platform/mtk-mipicsi/mtk_mipicsi.c b/drivers/media/platform/mtk-mipicsi/mtk_mipicsi.c
index c1cbeb3c60e1..b6abd5a35752 100644
--- a/drivers/media/platform/mtk-mipicsi/mtk_mipicsi.c
+++ b/drivers/media/platform/mtk-mipicsi/mtk_mipicsi.c
@@ -49,6 +49,7 @@
#include <soc/mediatek/smi.h>
#include <linux/regmap.h>
#include <linux/mfd/syscon.h>
+#include <linux/debugfs.h>
#define MTK_MIPICSI_DRV_NAME "mtk-mipicsi"
#define MTK_PLATFORM_STR "platform:mt2712"
@@ -83,6 +84,7 @@
#define SENINF_NCSI2_INT_EN 0xB0
#define SENINF_NCSI2_INT_STATUS 0xB4
#define SENINF_NCSI2_DBG_SEL 0xB8
+#define SENINF_NCSI2_DBG_PORT 0xBC
#define SENINF_NCSI2_HSRX_DBG 0xD8
#define SENINF_NCSI2_DI 0xDC
#define SENINF_NCSI2_DI_CTRL 0xE4
@@ -92,6 +94,7 @@
#define SENINF_TOP_MUX 0x08
#define SENINF_MUX_CTRL 0x00
+#define SENINF_MUX_DEBUG_2 0x14
#define CAMSV_MODULE_EN 0x10
#define CAMSV_FMT_SEL 0x14
@@ -114,6 +117,7 @@
#define DMA_FRAME_HEADER_EN 0xE00
#define SerDes_support 1
+#define CONFIG_DEBUG_FS 1
static int mtk_mipicsi_dbg_level;
#define mtk_mipicsi_dbg(level, fmt, args...) \
@@ -165,6 +169,9 @@ struct mtk_mipicsi_dev {
u32 width;
u32 height;
u32 bytesperline;
+#ifdef CONFIG_DEBUG_FS
+ struct dentry *mtk_mipicsi_debugfs;
+#endif
};
static const struct soc_mbus_lookup mtk_mipicsi_formats[] = {
@@ -220,6 +227,49 @@ static const struct soc_mbus_lookup mtk_mipicsi_formats[] = {
V4L2_MBUS_PCLK_SAMPLE_FALLING | \
V4L2_MBUS_DATA_ACTIVE_HIGH)
+#ifdef CONFIG_DEBUG_FS
+static ssize_t mtk_mipicsi_debug_read(struct file *file, char __user *user_buf,
+ size_t count, loff_t *ppos)
+{
+ struct device *dev = file->private_data;
+ struct soc_camera_host *soc_host = to_soc_camera_host(dev);
+ struct mtk_mipicsi_dev *mipicsi = soc_host->priv;
+ u32 int_val;
+ u32 dbg_port;
+ u32 cnt_val;
+ u32 hcnt;
+ u32 vcnt;
+ char buf[256];
+ char cnt_info[150];
+ int i;
+
+ int_val = readl(mipicsi->seninf + SENINF_NCSI2_INT_STATUS);
+ dbg_port = readl(mipicsi->seninf + SENINF_NCSI2_DBG_PORT);
+ memset(buf, 0, sizeof(buf));
+ snprintf(buf, sizeof(buf), "%s\nSENINF_NCSI2_INT_STATUS: 0x%X\n"
+ "SENINF_NCSI2_DBG_PORT: 0x%X\n",
+ dev_name(dev), int_val, dbg_port);
+
+ for (i = 0; i < mipicsi->camsv_num; ++i) {
+ cnt_val = readl(mipicsi->seninf_mux[i] + SENINF_MUX_DEBUG_2);
+ hcnt = (cnt_val >> 16) & 0xFFFF;
+ vcnt = cnt_val & 0xFFFF;
+ memset(cnt_info, 0, sizeof(cnt_info));
+ snprintf(cnt_info, sizeof(cnt_info),
+ "HCNT[%d]: 0x%X\n"
+ "VCNT[%d]: 0x%X\n",
+ i, hcnt, i, vcnt);
+ strcat(buf, cnt_info);
+ }
+
+ return simple_read_from_buffer(user_buf, count, ppos, buf, strlen(buf));
+}
+static const struct file_operations mtk_mipicsi_debug_fops = {
+ .open = simple_open,
+ .read = mtk_mipicsi_debug_read,
+};
+#endif /* CONFIG_DEBUG_FS */
+
static void mtk_mipicsi_ana_clk_enable(void __iomem *base, bool enable)
{
if (enable) {
@@ -1521,6 +1571,16 @@ static int mtk_mipicsi_probe(struct platform_device *pdev)
goto clean;
}
+#ifdef CONFIG_DEBUG_FS
+ mipicsi->mtk_mipicsi_debugfs =
+ debugfs_create_file(mipicsi->drv_name, 0444, NULL,
+ (void *)(&pdev->dev), &mtk_mipicsi_debug_fops);
+ if (mipicsi->mtk_mipicsi_debugfs == NULL) {
+ dev_err(&pdev->dev, "debugfs_create_file fail\n");
+ goto clean;
+ }
+#endif
+
dev_set_drvdata(&pdev->dev, mipicsi);
dev_info(&pdev->dev, "probe done\n");
@@ -1535,6 +1595,11 @@ static int mtk_mipicsi_remove(struct platform_device *pdev)
{
struct soc_camera_host *soc_host = to_soc_camera_host(&pdev->dev);
+#ifdef CONFIG_DEBUG_FS
+ struct mtk_mipicsi_dev *mipicsi = soc_host->priv;
+
+ debugfs_remove(mipicsi->mtk_mipicsi_debugfs);
+#endif
soc_camera_host_unregister(soc_host);
pm_runtime_disable(&pdev->dev);
--
2.18.0
^ permalink raw reply related [flat|nested] 17+ messages in thread