From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-8.5 required=3.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,HEADER_FROM_DIFFERENT_DOMAINS,MAILING_LIST_MULTI, SIGNED_OFF_BY,SPF_HELO_NONE,SPF_PASS,UNPARSEABLE_RELAY,URIBL_BLOCKED, USER_AGENT_SANE_2 autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id A3F2AC433E0 for ; Wed, 29 Jul 2020 08:03:18 +0000 (UTC) Received: from merlin.infradead.org (merlin.infradead.org [205.233.59.134]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id 70D2D207F5 for ; Wed, 29 Jul 2020 08:03:18 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (2048-bit key) header.d=lists.infradead.org header.i=@lists.infradead.org header.b="nJ/pkv/J"; dkim=fail reason="signature verification failed" (1024-bit key) header.d=mediatek.com header.i=@mediatek.com header.b="NS8yLb9s" DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org 70D2D207F5 Authentication-Results: mail.kernel.org; dmarc=fail (p=none dis=none) header.from=mediatek.com Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-mediatek-bounces+linux-mediatek=archiver.kernel.org@lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=merlin.20170209; h=Sender:Content-Transfer-Encoding: Content-Type:Cc:List-Subscribe:List-Help:List-Post:List-Archive: List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To:Date:To:From: Subject:Message-ID:Reply-To:Content-ID:Content-Description:Resent-Date: Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Owner; bh=hY1fzfdywxdT6V1lRNcc77LmIXPZGBsXUrCr5G3vDKI=; b=nJ/pkv/JIGHGdnaZDEy2e1yX2 Qv5cXFNemtPb26eE1DRPWCpEoO+lRE2RgcGbxBV7Apl9FA6UurnbL37bKIIwTOLZQb88xfyYR2a2B 0FK0zWjnHean25uUd/9YOy30tkVuUxnq3Wq7uP8oWWz038EG6XZPvAVKYybsSTzU6RpUeGizjwG7a ILaJqkFkhVRCyvw8Y6YKnAwc29aK/O/sld5XHOqCcyeN5n1yivAFhIOIrMsmHFpOC9NA278M4g9W8 vD39RNvXnrqXwbFmS/mgCEu89398o2P1eBdnZXpywAAj4CZhQXHgpZcP/U1QA1QhynLqeFpjwzJ0/ +RmPg205Q==; Received: from localhost ([::1] helo=merlin.infradead.org) by merlin.infradead.org with esmtp (Exim 4.92.3 #3 (Red Hat Linux)) id 1k0h3N-0006qN-UE; Wed, 29 Jul 2020 08:03:09 +0000 Received: from mailgw02.mediatek.com ([216.200.240.185]) by merlin.infradead.org with esmtps (Exim 4.92.3 #3 (Red Hat Linux)) id 1k0h3I-0006oa-SX; Wed, 29 Jul 2020 08:03:06 +0000 X-UUID: b23dd387edd04d34a410ea230a09760c-20200729 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=mediatek.com; s=dk; h=Content-Transfer-Encoding:MIME-Version:Content-Type:References:In-Reply-To:Date:CC:To:From:Subject:Message-ID; bh=teICIrkV7sOQV3jPEavLyrRW/vZEh5lh1RgTjnP7gJE=; b=NS8yLb9s0Hs5bWKTdVCbzC3ZjyxNZ66JXyMBObdxZPpo0RyJhJ9FRp1tIWcNDf2n+mnhmkRlWZUpseFAjKCMb5E6M9BOLpL/gozawbdXirXlTG55ABNPZFcJqLXTI+Thql5hw4EURws1/qFqIFakwOzxG3vd9UDpA2mdNqD5rsU=; X-UUID: b23dd387edd04d34a410ea230a09760c-20200729 Received: from mtkcas66.mediatek.inc [(172.29.193.44)] by mailgw02.mediatek.com (envelope-from ) (musrelay.mediatek.com ESMTP with TLS) with ESMTP id 1644088401; Wed, 29 Jul 2020 00:03:13 -0800 Received: from mtkmbs08n2.mediatek.inc (172.21.101.56) by MTKMBS62N2.mediatek.inc (172.29.193.42) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Wed, 29 Jul 2020 01:02:57 -0700 Received: from MTKCAS06.mediatek.inc (172.21.101.30) by mtkmbs08n2.mediatek.inc (172.21.101.56) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Wed, 29 Jul 2020 16:02:54 +0800 Received: from [172.21.77.4] (172.21.77.4) by MTKCAS06.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1497.2 via Frontend Transport; Wed, 29 Jul 2020 16:02:55 +0800 Message-ID: <1596009775.12468.6.camel@mtksdaap41> Subject: Re: [PATCH v3 1/3] arm64: dts: Add Mediatek SoC MT8192 and evaluation board dts and Makefile From: CK Hu To: Seiya Wang Date: Wed, 29 Jul 2020 16:02:55 +0800 In-Reply-To: <20200729013100.19539-2-seiya.wang@mediatek.com> References: <20200729013100.19539-1-seiya.wang@mediatek.com> <20200729013100.19539-2-seiya.wang@mediatek.com> X-Mailer: Evolution 3.10.4-0ubuntu2 MIME-Version: 1.0 X-TM-SNTS-SMTP: 5B75A061824025819F6C2CAD15E5F4863A2B7D6837702194A55A34624A6820D12000:8 X-MTK: N X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20200729_040305_084194_53443E21 X-CRM114-Status: GOOD ( 16.80 ) X-BeenThere: linux-mediatek@lists.infradead.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: devicetree@vger.kernel.org, srv_heupstream@mediatek.com, Greg Kroah-Hartman , Daniel Lezcano , linux-kernel@vger.kernel.org, Rob Herring , linux-mediatek@lists.infradead.org, linux-serial@vger.kernel.org, Matthias Brugger , Thomas Gleixner , linux-arm-kernel@lists.infradead.org Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Sender: "Linux-mediatek" Errors-To: linux-mediatek-bounces+linux-mediatek=archiver.kernel.org@lists.infradead.org Hi, Seiya: On Wed, 2020-07-29 at 09:30 +0800, Seiya Wang wrote: > Add basic chip support for Mediatek MT8192 > > Signed-off-by: Seiya Wang > --- > arch/arm64/boot/dts/mediatek/Makefile | 1 + > arch/arm64/boot/dts/mediatek/mt8192-evb.dts | 29 ++ > arch/arm64/boot/dts/mediatek/mt8192.dtsi | 671 ++++++++++++++++++++++++++++ > 3 files changed, 701 insertions(+) > create mode 100644 arch/arm64/boot/dts/mediatek/mt8192-evb.dts > create mode 100644 arch/arm64/boot/dts/mediatek/mt8192.dtsi > [snip] > + > + watchdog: watchdog@10007000 { > + compatible = "mediatek,mt6589-wdt"; According to [1] and [2], compatible string for mt8192 watch dog should be "mediatek,mt6873-wdt","mediatek,mt8192-wdt". [1] https://chromium-review.googlesource.com/c/chromiumos/third_party/kernel/+/2287090/12 [2] https://chromium-review.googlesource.com/c/chromiumos/third_party/kernel/+/2131598/18 > + reg = <0 0x10007000 0 0x100>; > + #reset-cells = <1>; > + }; > + [snip] > + > + mmsys: mmsys@14000000 { > + compatible = "mediatek,mt8192-mmsys", "syscon"; You should define "mediatek,mt8192-mmsys" first, then you could use it in this patch. Regards, CK > + reg = <0 0x14000000 0 0x1000>; > + #clock-cells = <1>; > + }; > + _______________________________________________ Linux-mediatek mailing list Linux-mediatek@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-mediatek