From: Jiaxun Yang <jiaxun.yang@flygoat.com>
To: linux-mips@vger.kernel.org
Cc: Huacai Chen <chenhc@lemote.com>,
linux-kernel@vger.kernel.org, maobibo@loongson.cn,
git@xen0n.name
Subject: Re: [PATCH v4 0/5] MIPS: Loongson64: Process ISA Node in DeviceTree
Date: Wed, 29 Jul 2020 09:48:46 +0800 [thread overview]
Message-ID: <0a0847d1-8d9b-8fdb-54cf-e1b07100b1f8@flygoat.com> (raw)
In-Reply-To: <20200728205245.GC22052@alpha.franken.de>
在 2020/7/29 4:52, Thomas Bogendoerfer 写道:
> On Tue, Jul 28, 2020 at 11:36:54PM +0800, Jiaxun Yang wrote:
>> Hi,
>>
>> This series convert reservation of Loongson64 Logic PIO into DeviceTree based
>> method.
>>
>> It can be used to replace Huacai's
>> "MIPS: Loongson64: Reserve legacy MMIO space according to bridge type".
>>
>> Thanks.
>>
>> v2:
>> - Address Rob and Huacai's review comments.
>> v3:
>> - Address Rob, Thomas's review comments.
>> v4:
>> - Fix typo & grammar issue according to Xuerui's suggestion.
>>
>> Jiaxun Yang (5):
>> of_address: Add bus type match for pci ranges parser
>> MIPS: Loongson64: Process ISA Node in DeviceTree
>> MIPS: Loongson64: Enlarge IO_SPACE_LIMIT
>> MIPS: Loongson64: DTS: Fix ISA and PCI I/O ranges for RS780E PCH
>> MIPS: Loongson64: Add ISA node for LS7A PCH
>>
>> arch/mips/boot/dts/loongson/ls7a-pch.dtsi | 7 ++
>> arch/mips/boot/dts/loongson/rs780e-pch.dtsi | 4 +-
>> arch/mips/include/asm/io.h | 2 -
>> arch/mips/include/asm/mach-generic/spaces.h | 4 +
>> .../mips/include/asm/mach-loongson64/spaces.h | 3 +-
>> arch/mips/loongson64/init.c | 87 +++++++++++++------
>> drivers/of/address.c | 29 ++++---
>> include/linux/of_address.h | 4 +
>> 8 files changed, 97 insertions(+), 43 deletions(-)
> series applied to mips-next.
+ Xuerui & Bibo,
This series should fix the issue that RTC on RS780E chipset failed
to be probed, please kindly test latest mips-next.
Thanks!
- Jiaxun
>
> Thomas.
>
prev parent reply other threads:[~2020-07-29 1:49 UTC|newest]
Thread overview: 11+ messages / expand[flat|nested] mbox.gz Atom feed top
2020-07-28 15:36 [PATCH v4 0/5] MIPS: Loongson64: Process ISA Node in DeviceTree Jiaxun Yang
2020-07-28 15:36 ` [PATCH v4 1/5] of_address: Add bus type match for pci ranges parser Jiaxun Yang
2020-08-14 18:21 ` Marc Zyngier
2020-08-14 22:51 ` Rob Herring
2020-08-15 11:22 ` Marc Zyngier
2020-07-28 15:36 ` [PATCH v4 2/5] MIPS: Loongson64: Process ISA Node in DeviceTree Jiaxun Yang
2020-07-28 15:36 ` [PATCH v4 3/5] MIPS: Loongson64: Enlarge IO_SPACE_LIMIT Jiaxun Yang
2020-07-28 15:36 ` [PATCH v4 4/5] MIPS: Loongson64: DTS: Fix ISA and PCI I/O ranges for RS780E PCH Jiaxun Yang
2020-07-28 15:36 ` [PATCH v4 5/5] MIPS: Loongson64: Add ISA node for LS7A PCH Jiaxun Yang
2020-07-28 20:52 ` [PATCH v4 0/5] MIPS: Loongson64: Process ISA Node in DeviceTree Thomas Bogendoerfer
2020-07-29 1:48 ` Jiaxun Yang [this message]
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=0a0847d1-8d9b-8fdb-54cf-e1b07100b1f8@flygoat.com \
--to=jiaxun.yang@flygoat.com \
--cc=chenhc@lemote.com \
--cc=git@xen0n.name \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-mips@vger.kernel.org \
--cc=maobibo@loongson.cn \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).