From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from mail-pg0-f71.google.com (mail-pg0-f71.google.com [74.125.83.71]) by kanga.kvack.org (Postfix) with ESMTP id 96AA46B02F3 for ; Fri, 7 Jul 2017 12:20:00 -0400 (EDT) Received: by mail-pg0-f71.google.com with SMTP id 76so38569454pgh.11 for ; Fri, 07 Jul 2017 09:20:00 -0700 (PDT) Received: from mga02.intel.com (mga02.intel.com. [134.134.136.20]) by mx.google.com with ESMTPS id n30si2569615pgd.171.2017.07.07.09.19.59 for (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Fri, 07 Jul 2017 09:19:59 -0700 (PDT) Subject: Re: [RFC v2 0/5] surface heterogeneous memory performance information References: <20170706215233.11329-1-ross.zwisler@linux.intel.com> <1499408836.23251.3.camel@gmail.com> From: Dave Hansen Message-ID: <599ebf96-fc06-1478-b805-349d13a0e652@intel.com> Date: Fri, 7 Jul 2017 09:19:49 -0700 MIME-Version: 1.0 In-Reply-To: <1499408836.23251.3.camel@gmail.com> Content-Type: text/plain; charset=utf-8 Content-Language: en-US Content-Transfer-Encoding: 7bit Sender: owner-linux-mm@kvack.org List-ID: To: Balbir Singh , Ross Zwisler , linux-kernel@vger.kernel.org Cc: "Anaczkowski, Lukasz" , "Box, David E" , "Kogut, Jaroslaw" , "Lahtinen, Joonas" , "Moore, Robert" , "Nachimuthu, Murugasamy" , "Odzioba, Lukasz" , "Rafael J. Wysocki" , "Rafael J. Wysocki" , "Schmauss, Erik" , "Verma, Vishal L" , "Zheng, Lv" , Andrew Morton , Dan Williams , Greg Kroah-Hartman , Jerome Glisse , Len Brown , Tim Chen , devel@acpica.org, linux-acpi@vger.kernel.org, linux-mm@kvack.org, linux-nvdimm@lists.01.org On 07/06/2017 11:27 PM, Balbir Singh wrote: > On Thu, 2017-07-06 at 15:52 -0600, Ross Zwisler wrote: >> # grep . mem_tgt2/* mem_tgt2/local_init/* 2>/dev/null >> mem_tgt2/firmware_id:1 This is here for folks that know their platform and know exactly the firmware ID (PXM in ACPI parlance) of a given piece of memory. Without this, we might be stuck with requiring the NUMA node ID that the kernel uses to be bound 1:1 with the firmware ID. >> mem_tgt2/is_cached:0 This tells whether the memory is cached by some other memory. MCDRAM is an example of this. It can be used as a high-bandwidth cache in front of the lower-bandwidth DRAM. This is referred to as "Memory Side Cache Information Structure" in the ACPI spec: www.uefi.org/sites/default/files/resources/ACPI_6_2.pdf >> mem_tgt2/is_enabled:1 >> mem_tgt2/is_isolated:0 This one is described in detail in the ACPI spec. It's called "Reservation hint" in there. >> mem_tgt2/phys_addr_base:0x0 >> mem_tgt2/phys_length_bytes:0x800000000 >> mem_tgt2/local_init/read_bw_MBps:30720 >> mem_tgt2/local_init/read_lat_nsec:100 >> mem_tgt2/local_init/write_bw_MBps:30720 >> mem_tgt2/local_init/write_lat_nsec:100 > > How to these numbers compare to normal system memory? They're made up in this instance. But, it's safe to expect 10x swings in bandwidth in latency, both up and down. -- To unsubscribe, send a message with 'unsubscribe linux-mm' in the body to majordomo@kvack.org. For more info on Linux MM, see: http://www.linux-mm.org/ . Don't email: email@kvack.org