From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-6.5 required=3.0 tests=DKIM_INVALID,DKIM_SIGNED, HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_PATCH,MAILING_LIST_MULTI,SIGNED_OFF_BY, SPF_HELO_NONE,SPF_PASS,URIBL_BLOCKED autolearn=unavailable autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 1F5E9C18E5B for ; Thu, 2 Apr 2020 00:20:42 +0000 (UTC) Received: from ml01.01.org (ml01.01.org [198.145.21.10]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id E8E312137B for ; Thu, 2 Apr 2020 00:20:41 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=fail reason="signature verification failed" (2048-bit key) header.d=intel-com.20150623.gappssmtp.com header.i=@intel-com.20150623.gappssmtp.com header.b="VYBVid+R" DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org E8E312137B Authentication-Results: mail.kernel.org; dmarc=fail (p=none dis=none) header.from=intel.com Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-nvdimm-bounces@lists.01.org Received: from ml01.vlan13.01.org (localhost [IPv6:::1]) by ml01.01.org (Postfix) with ESMTP id 6CBFB10FC489F; Wed, 1 Apr 2020 17:21:31 -0700 (PDT) Received-SPF: Pass (mailfrom) identity=mailfrom; client-ip=2a00:1450:4864:20::542; helo=mail-ed1-x542.google.com; envelope-from=dan.j.williams@intel.com; receiver= Received: from mail-ed1-x542.google.com (mail-ed1-x542.google.com [IPv6:2a00:1450:4864:20::542]) (using TLSv1.3 with cipher TLS_AES_128_GCM_SHA256 (128/128 bits)) (No client certificate requested) by ml01.01.org (Postfix) with ESMTPS id 94E0910FC489D for ; Wed, 1 Apr 2020 17:21:28 -0700 (PDT) Received: by mail-ed1-x542.google.com with SMTP id de14so2075166edb.4 for ; Wed, 01 Apr 2020 17:20:38 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=intel-com.20150623.gappssmtp.com; s=20150623; h=mime-version:references:in-reply-to:from:date:message-id:subject:to :cc; bh=Cy8vIQz2yaGK0zk3nTridT+PraSHoSgW6yCapUf+4BA=; b=VYBVid+R4R8MHVRoNK3oxU0Lzu3hLgOII+La6r+cIfCwIQqnZflVXrRIHHz3tvE2MI Aipae//AdtnRp9Lo0oX5nPWKOSjVuNPljOolfSg1mo8XFeQAstf0SzReIZuxx/SgZUaX gk8Xnfw/bW83bJMD7hQvFG9+InhhKSxonYtWIdBInrkdtiHyceDumbkLNf4IRrBAiCk/ FPd7nfxIEdCkXgN2khixYdOUJP/wPWkjzfolriu2S/f/DpiK0bnQGrS1s1bOizz72xf/ S3e4cF0Iw4vjDOmyt0tV2Aa418KcITIvZWvNZ0mMWw0RbbT5eVQjx812WB+KBYvLivNc oL5w== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:mime-version:references:in-reply-to:from:date :message-id:subject:to:cc; bh=Cy8vIQz2yaGK0zk3nTridT+PraSHoSgW6yCapUf+4BA=; b=X2k0F/07ww8TtXwvwcmDZjyAFxKd44YEOk7HiMx6aVrHFcSw8SrOt7GSYrYgnjU5eW ogp4a2S3cIUGLD/Q2+IAxTrodNVG/N+h4tZVOoPNHt+8/rfWbQ+x1PS5RKu/pWE4KUmu NNKLoxOsXcPpu4n4GPvX1Fm5dJ/X0uYxoWfh6CzqTSo3lUhUDMcYji67UQDnIp4LH2e7 N7g7mwDWieGyP6REDgH4eHdGN4O251eLFG3UQzXd53KlcVQCB43skMX+TF/FYS3f9lP2 uademkMP5sLo9EGFGZrQvr37dNJ19eKns0JP586WI4qOZb9hplkyQv7y7v+DjArFwnca d++Q== X-Gm-Message-State: AGi0Pub01k/KElottxUxCsbKpiFGdV9PPmGX0l3Ek2mwPFEGWk/L1yiU iHICbAodg3ySXiuzWF9MlmoFBN+mowFsxxMImTz5Xw== X-Google-Smtp-Source: APiQypKIqAXTv1ZZqKusrDKPxIGUrlYDyh3RjXfcsVx2S/ORtEczOYfOG4HxYoW0mRUMSHKh8Zriab2quE4xCKlv/60= X-Received: by 2002:a05:6402:3044:: with SMTP id bu4mr501326edb.123.1585786837024; Wed, 01 Apr 2020 17:20:37 -0700 (PDT) MIME-Version: 1.0 References: <20200327071202.2159885-1-alastair@d-silva.org> <20200327071202.2159885-14-alastair@d-silva.org> In-Reply-To: <20200327071202.2159885-14-alastair@d-silva.org> From: Dan Williams Date: Wed, 1 Apr 2020 17:20:25 -0700 Message-ID: Subject: Re: [PATCH v4 13/25] nvdimm/ocxl: Read the capability registers & wait for device ready To: "Alastair D'Silva" Message-ID-Hash: KYLQ4PD43FDYLKOQLY6FS3MLDMV7UMPW X-Message-ID-Hash: KYLQ4PD43FDYLKOQLY6FS3MLDMV7UMPW X-MailFrom: dan.j.williams@intel.com X-Mailman-Rule-Misses: dmarc-mitigation; no-senders; approved; emergency; loop; banned-address; member-moderation; nonmember-moderation; administrivia; implicit-dest; max-recipients; max-size; news-moderation; no-subject; suspicious-header CC: "Aneesh Kumar K . V" , Benjamin Herrenschmidt , Paul Mackerras , Michael Ellerman , Frederic Barrat , Andrew Donnellan , Arnd Bergmann , Greg Kroah-Hartman , Andrew Morton , Mauro Carvalho Chehab , "David S. Miller" , Rob Herring , Anton Blanchard , Krzysztof Kozlowski , Mahesh Salgaonkar , Madhavan Srinivasan , =?UTF-8?Q?C=C3=A9dric_Le_Goater?= , Anju T Sudhakar , Hari Bathini , Thomas Gleixner , Greg Kurz , Nicholas Piggin , Masahiro Yamada , Alexey Kardashevskiy , Linux Kernel Mailing List , linuxppc-dev , linux-nvdimm , Linux MM X-Mailman-Version: 3.1.1 Precedence: list List-Id: "Linux-nvdimm developer list." Archived-At: List-Archive: List-Help: List-Post: List-Subscribe: List-Unsubscribe: Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit On Sun, Mar 29, 2020 at 10:23 PM Alastair D'Silva wrote: > > This patch reads timeouts & firmware version from the controller, and > uses those timeouts to wait for the controller to report that it is ready > before handing the memory over to libnvdimm. > > Signed-off-by: Alastair D'Silva > --- > drivers/nvdimm/ocxl/Makefile | 2 +- > drivers/nvdimm/ocxl/main.c | 85 +++++++++++++++++++++++++ > drivers/nvdimm/ocxl/ocxlpmem.h | 29 +++++++++ > drivers/nvdimm/ocxl/ocxlpmem_internal.c | 19 ++++++ > 4 files changed, 134 insertions(+), 1 deletion(-) > create mode 100644 drivers/nvdimm/ocxl/ocxlpmem_internal.c > > diff --git a/drivers/nvdimm/ocxl/Makefile b/drivers/nvdimm/ocxl/Makefile > index e0e8ade1987a..bab97082e062 100644 > --- a/drivers/nvdimm/ocxl/Makefile > +++ b/drivers/nvdimm/ocxl/Makefile > @@ -4,4 +4,4 @@ ccflags-$(CONFIG_PPC_WERROR) += -Werror > > obj-$(CONFIG_OCXL_PMEM) += ocxlpmem.o > > -ocxlpmem-y := main.o > \ No newline at end of file > +ocxlpmem-y := main.o ocxlpmem_internal.o > diff --git a/drivers/nvdimm/ocxl/main.c b/drivers/nvdimm/ocxl/main.c > index c0066fedf9cc..be76acd33d74 100644 > --- a/drivers/nvdimm/ocxl/main.c > +++ b/drivers/nvdimm/ocxl/main.c > @@ -8,6 +8,7 @@ > > #include > #include > +#include > #include > #include > #include > @@ -327,6 +328,50 @@ static void remove(struct pci_dev *pdev) > } > } > > +/** > + * read_device_metadata() - Retrieve config information from the AFU and save it for future use > + * @ocxlpmem: the device metadata > + * Return: 0 on success, negative on failure > + */ > +static int read_device_metadata(struct ocxlpmem *ocxlpmem) > +{ > + u64 val; > + int rc; > + > + rc = ocxl_global_mmio_read64(ocxlpmem->ocxl_afu, GLOBAL_MMIO_CCAP0, > + OCXL_LITTLE_ENDIAN, &val); This calling convention would seem to defeat the ability of sparse to validate endian correctness. That's independent of this series, but I wonder how does someone review why this argument is sometimes OCXL_LITTLE_ENDIAN and sometimes OCXL_HOST_ENDIAN? > + if (rc) > + return rc; > + > + ocxlpmem->scm_revision = val & 0xFFFF; > + ocxlpmem->read_latency = (val >> 32) & 0xFFFF; > + ocxlpmem->readiness_timeout = (val >> 48) & 0x0F; > + ocxlpmem->memory_available_timeout = val >> 52; Maybe some macros to parse out these register fields? > + > + rc = ocxl_global_mmio_read64(ocxlpmem->ocxl_afu, GLOBAL_MMIO_CCAP1, > + OCXL_LITTLE_ENDIAN, &val); > + if (rc) > + return rc; > + > + ocxlpmem->max_controller_dump_size = val & 0xFFFFFFFF; > + > + // Extract firmware version text > + rc = ocxl_global_mmio_read64(ocxlpmem->ocxl_afu, GLOBAL_MMIO_FWVER, > + OCXL_HOST_ENDIAN, > + (u64 *)ocxlpmem->fw_version); > + if (rc) > + return rc; > + > + ocxlpmem->fw_version[8] = '\0'; > + > + dev_info(&ocxlpmem->dev, > + "Firmware version '%s' SCM revision %d:%d\n", > + ocxlpmem->fw_version, ocxlpmem->scm_revision >> 4, > + ocxlpmem->scm_revision & 0x0F); Does the driver need to be chatty here. If this data is relevant should it appear in sysfs by default? > + > + return 0; > +} > + > /** > * probe_function0() - Set up function 0 for an OpenCAPI persistent memory device > * This is important as it enables templates higher than 0 across all other > @@ -359,6 +404,9 @@ static int probe(struct pci_dev *pdev, const struct pci_device_id *ent) > { > struct ocxlpmem *ocxlpmem; > int rc; > + u64 chi; > + u16 elapsed, timeout; > + bool ready = false; > > if (PCI_FUNC(pdev->devfn) == 0) > return probe_function0(pdev); > @@ -413,6 +461,43 @@ static int probe(struct pci_dev *pdev, const struct pci_device_id *ent) > goto err; > } > > + rc = read_device_metadata(ocxlpmem); > + if (rc) { > + dev_err(&pdev->dev, "Could not read metadata\n"); > + goto err; > + } > + > + elapsed = 0; > + timeout = ocxlpmem->readiness_timeout + > + ocxlpmem->memory_available_timeout; > + > + while (true) { > + rc = ocxlpmem_chi(ocxlpmem, &chi); > + ready = (chi & (GLOBAL_MMIO_CHI_CRDY | GLOBAL_MMIO_CHI_MA)) == > + (GLOBAL_MMIO_CHI_CRDY | GLOBAL_MMIO_CHI_MA); > + > + if (ready) > + break; > + > + if (elapsed++ > timeout) { > + dev_err(&ocxlpmem->dev, > + "OpenCAPI Persistent Memory ready timeout.\n"); > + > + if (!(chi & GLOBAL_MMIO_CHI_CRDY)) > + dev_err(&ocxlpmem->dev, > + "controller is not ready.\n"); > + > + if (!(chi & GLOBAL_MMIO_CHI_MA)) > + dev_err(&ocxlpmem->dev, > + "controller does not have memory available.\n"); > + > + rc = -ENXIO; > + goto err; > + } > + > + msleep(1000); At platform boot this is going to serialize / delay other pci hardware init. Do you need this determination to be synchronous with the call to ->probe()? If not, let's move it out of line. For example nvdimm device registration is asynchronous by default with options to flush if userspace needs to know that the kernel has finished loading drivers. > + } > + > rc = register_lpc_mem(ocxlpmem); > if (rc) { > dev_err(&pdev->dev, > diff --git a/drivers/nvdimm/ocxl/ocxlpmem.h b/drivers/nvdimm/ocxl/ocxlpmem.h > index 322387873b4b..3eadbe19f6d0 100644 > --- a/drivers/nvdimm/ocxl/ocxlpmem.h > +++ b/drivers/nvdimm/ocxl/ocxlpmem.h > @@ -93,4 +93,33 @@ struct ocxlpmem { > void *metadata_addr; > struct resource pmem_res; > struct nd_region *nd_region; > + char fw_version[8 + 1]; > + > + u32 max_controller_dump_size; > + u16 scm_revision; // major/minor > + u8 readiness_timeout; /* The worst case time (in seconds) that the host > + * shall wait for the controller to become > + * operational following a reset (CHI.CRDY). > + */ > + u8 memory_available_timeout; /* The worst case time (in seconds) that > + * the host shall wait for memory to > + * become available following a reset > + * (CHI.MA). > + */ > + > + u16 read_latency; /* The nominal measure of latency (in nanoseconds) > + * associated with an unassisted read of a memory > + * block. > + * This represents the capability of the raw media > + * technology without assistance > + */ > }; > + > +/** > + * ocxlpmem_chi() - Get the value of the CHI register > + * @ocxlpmem: the device metadata > + * @chi: returns the CHI value > + * > + * Returns 0 on success, negative on error > + */ > +int ocxlpmem_chi(const struct ocxlpmem *ocxlpmem, u64 *chi); > diff --git a/drivers/nvdimm/ocxl/ocxlpmem_internal.c b/drivers/nvdimm/ocxl/ocxlpmem_internal.c > new file mode 100644 > index 000000000000..5578169b7515 > --- /dev/null > +++ b/drivers/nvdimm/ocxl/ocxlpmem_internal.c > @@ -0,0 +1,19 @@ > +// SPDX-License-Identifier: GPL-2.0+ > +// Copyright 2020 IBM Corp. > + > +#include > +#include > +#include "ocxlpmem.h" > + > +int ocxlpmem_chi(const struct ocxlpmem *ocxlpmem, u64 *chi) > +{ > + u64 val; > + int rc = ocxl_global_mmio_read64(ocxlpmem->ocxl_afu, GLOBAL_MMIO_CHI, > + OCXL_LITTLE_ENDIAN, &val); > + if (rc) > + return rc; > + > + *chi = val; > + > + return 0; > +} > -- > 2.24.1 > _______________________________________________ Linux-nvdimm mailing list -- linux-nvdimm@lists.01.org To unsubscribe send an email to linux-nvdimm-leave@lists.01.org