From: "Shradha Todi" <shradha.t@samsung.com>
To: "'Manivannan Sadhasivam'" <manivannan.sadhasivam@linaro.org>
Cc: <lpieralisi@kernel.org>, <kw@linux.com>, <robh@kernel.org>,
<bhelgaas@google.com>, <jingoohan1@gmail.com>,
<gustavo.pimentel@synopsys.com>, <josh@joshtriplett.org>,
<lukas.bulwahn@gmail.com>, <hongxing.zhu@nxp.com>,
<pankaj.dubey@samsung.com>, <linux-kernel@vger.kernel.org>,
<linux-pci@vger.kernel.org>
Subject: RE: [PATCH v2 0/3] Add support for RAS DES feature in PCIe DW controller
Date: Wed, 3 Jan 2024 11:13:20 +0530 [thread overview]
Message-ID: <000601da3e07$c39e5e00$4adb1a00$@samsung.com> (raw)
In-Reply-To:
> -----Original Message-----
> From: Shradha Todi <shradha.t@samsung.com>
> Sent: 04 December 2023 14:10
> To: 'Manivannan Sadhasivam' <manivannan.sadhasivam@linaro.org>
> Cc: 'lpieralisi@kernel.org' <lpieralisi@kernel.org>; 'kw@linux.com'
> <kw@linux.com>; 'robh@kernel.org' <robh@kernel.org>;
> 'bhelgaas@google.com' <bhelgaas@google.com>; 'jingoohan1@gmail.com'
> <jingoohan1@gmail.com>; 'gustavo.pimentel@synopsys.com'
> <gustavo.pimentel@synopsys.com>; 'josh@joshtriplett.org'
> <josh@joshtriplett.org>; 'lukas.bulwahn@gmail.com'
> <lukas.bulwahn@gmail.com>; 'hongxing.zhu@nxp.com'
> <hongxing.zhu@nxp.com>; 'pankaj.dubey@samsung.com'
> <pankaj.dubey@samsung.com>; 'linux-kernel@vger.kernel.org' <linux-
> kernel@vger.kernel.org>; 'linux-pci@vger.kernel.org' <linux-
> pci@vger.kernel.org>
> Subject: RE: [PATCH v2 0/3] Add support for RAS DES feature in PCIe DW
> controller
>
>
>
> > -----Original Message-----
> > From: Manivannan Sadhasivam [mailto:manivannan.sadhasivam@linaro.org]
> > Sent: 30 November 2023 22:25
> > To: Shradha Todi <shradha.t@samsung.com>
> > Cc: lpieralisi@kernel.org; kw@linux.com; robh@kernel.org;
> > bhelgaas@google.com; jingoohan1@gmail.com;
> > gustavo.pimentel@synopsys.com; josh@joshtriplett.org;
> > lukas.bulwahn@gmail.com; hongxing.zhu@nxp.com;
> > pankaj.dubey@samsung.com; linux-kernel@vger.kernel.org; linux-
> > pci@vger.kernel.org
> > Subject: Re: [PATCH v2 0/3] Add support for RAS DES feature in PCIe DW
> > controller
> >
> > On Thu, Nov 30, 2023 at 05:20:41PM +0530, Shradha Todi wrote:
> > > DesignWare controller provides a vendor specific extended capability
> > > called RASDES as an IP feature. This extended capability provides
> > > hardware information like:
> > > - Debug registers to know the state of the link or controller.
> > > - Error injection mechanisms to inject various PCIe errors including
> > > sequence number, CRC
> > > - Statistical counters to know how many times a particular event
> > > occurred
> > >
> > > However, in Linux we do not have any generic or custom support to be
> > > able to use this feature in an efficient manner. This is the reason
> > > we are proposing this framework. Debug and bring up time of
> > > high-speed IPs are highly dependent on costlier hardware analyzers
> > > and this solution will in some ways help to reduce the HW analyzer usage.
> > >
> > > The debugfs entries can be used to get information about underlying
> > > hardware and can be shared with user space. Separate debugfs entries
> > > has been created to cater to all the DES hooks provided by the controller.
> > > The debugfs entries interacts with the RASDES registers in the
> > > required sequence and provides the meaningful data to the user. This
> > > eases the effort to understand and use the register information for
> > debugging.
> > >
> > > v1 version was posted long back and for some reasons I couldn't work
> > > on it. I apologize for the long break. I'm restarting this activity
> > > and have taken care of all previous review comments shared.
> > > v1:
> > > https://lore.kernel.org/all/20210518174618.42089-1-shradha.t@samsung
> > > .c
> > > om/T/
> > >
> >
> > There is already a series floating to add similar functionality via
> > perf
> > subsystem: https://lore.kernel.org/linux-pci/20231121013400.18367-1-
> > xueshuai@linux.alibaba.com/
> >
> > - Mani
> >
>
> Hi Mani,
>
> The series proposed in perf includes only time based-analysis and event counters
> which will monitor performance (Group 6 and 7). The patch or framework that we
> have proposed includes debug information, error injection facility and error
> counters (Group 0 - 5) which are not included as part of the functionality
> implemented via perf. In my opinion, these functionalities don't count as
> performance monitoring or counters but rather as debug counters. How about
> we take this up as a debugfs framework as proposed in my patch?
> Or if others feel it can be taken via perf driver then I am happy to extend the perf
> driver if authors do not have objection. Let me know what you think of this?
> Meanwhile I will review the perf patches and share my feedback.
>
Hello Mani,
Any update on the above comment? IMO, even though the perf patches and this
patchset are both part of the DWC vendor specific capability - RASDES, they
cover different features. The perf file includes performance based parameters
like time-based analysis and event counters for count of packets whereas this
patchset includes debugging fields, error injection and event counters for count
of errors. I think having a separate debugfs file fits more but would you suggest
we extend the perf file itself?
Shradha
> > > Shradha Todi (3):
> > > PCI: dwc: Add support for vendor specific capability search
> > > PCI: debugfs: Add support for RASDES framework in DWC
> > > PCI: dwc: Create debugfs files in DWC driver
> > >
> > > drivers/pci/controller/dwc/Kconfig | 8 +
> > > drivers/pci/controller/dwc/Makefile | 1 +
> > > .../controller/dwc/pcie-designware-debugfs.c | 476
> > ++++++++++++++++++
> > > .../controller/dwc/pcie-designware-debugfs.h | 0
> > > drivers/pci/controller/dwc/pcie-designware.c | 20 +
> > > drivers/pci/controller/dwc/pcie-designware.h | 18 +
> > > 6 files changed, 523 insertions(+)
> > > create mode 100644
> > > drivers/pci/controller/dwc/pcie-designware-debugfs.c
> > > create mode 100644
> > > drivers/pci/controller/dwc/pcie-designware-debugfs.h
> > >
> > > --
> > > 2.17.1
> > >
> >
> > --
> > மணிவண்ணன் சதாசிவம்
next prev parent reply other threads:[~2024-01-04 2:55 UTC|newest]
Thread overview: 18+ messages / expand[flat|nested] mbox.gz Atom feed top
[not found] <CGME20231130115055epcas5p4e29befa80877be45dbee308846edc0ba@epcas5p4.samsung.com>
2023-11-30 11:50 ` [PATCH v2 0/3] Add support for RAS DES feature in PCIe DW controller Shradha Todi
[not found] ` <CGME20231130115103epcas5p19a56bf80e3c7cb062dba9e60d7363039@epcas5p1.samsung.com>
2023-11-30 11:50 ` [PATCH v2 1/3] PCI: dwc: Add support for vendor specific capability search Shradha Todi
[not found] ` <CGME20231130115108epcas5p1b874d14bc1e306a0860c6671b149a35c@epcas5p1.samsung.com>
2023-11-30 11:50 ` [PATCH v2 2/3] PCI: debugfs: Add support for RASDES framework in DWC Shradha Todi
[not found] ` <CGME20231130115113epcas5p4bcd4ffb2baac60a0be51d6a3cb15c2a6@epcas5p4.samsung.com>
2023-11-30 11:50 ` [PATCH v2 3/3] PCI: dwc: Create debugfs files in DWC driver Shradha Todi
2023-11-30 16:55 ` [PATCH v2 0/3] Add support for RAS DES feature in PCIe DW controller Manivannan Sadhasivam
2023-12-04 8:40 ` Shradha Todi
2024-01-03 5:43 ` Shradha Todi [this message]
2024-01-04 5:50 ` 'Manivannan Sadhasivam'
2024-02-15 9:25 ` Shradha Todi
2024-02-16 13:49 ` 'Manivannan Sadhasivam'
2024-02-22 11:00 ` Shradha Todi
2024-03-19 16:33 ` 'Manivannan Sadhasivam'
2024-03-20 10:01 ` Jonathan Cameron
2024-03-22 10:39 ` 'Manivannan Sadhasivam'
2024-03-22 11:21 ` Shradha Todi
2024-03-22 12:58 ` Jonathan Cameron
2024-03-22 14:41 ` 'Manivannan Sadhasivam'
2024-04-24 15:32 ` 'Manivannan Sadhasivam'
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to='000601da3e07$c39e5e00$4adb1a00$@samsung.com' \
--to=shradha.t@samsung.com \
--cc=bhelgaas@google.com \
--cc=gustavo.pimentel@synopsys.com \
--cc=hongxing.zhu@nxp.com \
--cc=jingoohan1@gmail.com \
--cc=josh@joshtriplett.org \
--cc=kw@linux.com \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-pci@vger.kernel.org \
--cc=lpieralisi@kernel.org \
--cc=lukas.bulwahn@gmail.com \
--cc=manivannan.sadhasivam@linaro.org \
--cc=pankaj.dubey@samsung.com \
--cc=robh@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).