From: Thierry Reding <thierry.reding@gmail.com>
To: Bjorn Helgaas <bhelgaas@google.com>,
Stephen Warren <swarren@wwwdotorg.org>
Cc: Russell King <linux@arm.linux.org.uk>,
Jason Cooper <jason@lakedaemon.net>,
Thomas Petazzoni <thomas.petazzoni@free-electrons.com>,
Jay Agarwal <jagarwal@nvidia.com>,
linux-pci@vger.kernel.org, linux-tegra@vger.kernel.org,
devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org,
linux-kernel@vger.kernel.org
Subject: [PATCH v5 15/16] ARM: dts: tegra: Increase prefetchable PCI memory space
Date: Thu, 25 Jul 2013 10:53:29 -0700 [thread overview]
Message-ID: <1374774810-18459-16-git-send-email-thierry.reding@gmail.com> (raw)
In-Reply-To: <1374774810-18459-1-git-send-email-thierry.reding@gmail.com>
From: Jay Agarwal <jagarwal@nvidia.com>
Instead of evenly splitting the 512 MiB area between prefetchable and
non-prefetchable memory spaces, increase the prefetchable memory space
to 384 MiB while at the same time decreasing the non-prefetchable memory
space to 128 MiB. This is a more useful default as most PCIe devices
require more prefetchable than non-prefetchable memory.
Signed-off-by: Jay Agarwal <jagarwal@nvidia.com>
Tested-by: Stephen Warren <swarren@nvidia.com>
Signed-off-by: Thierry Reding <treding@nvidia.com>
---
arch/arm/boot/dts/tegra20.dtsi | 4 ++--
arch/arm/boot/dts/tegra30.dtsi | 4 ++--
2 files changed, 4 insertions(+), 4 deletions(-)
diff --git a/arch/arm/boot/dts/tegra20.dtsi b/arch/arm/boot/dts/tegra20.dtsi
index ecd016a..3add9ac2 100644
--- a/arch/arm/boot/dts/tegra20.dtsi
+++ b/arch/arm/boot/dts/tegra20.dtsi
@@ -473,8 +473,8 @@
ranges = <0x82000000 0 0x80000000 0x80000000 0 0x00001000 /* port 0 registers */
0x82000000 0 0x80001000 0x80001000 0 0x00001000 /* port 1 registers */
0x81000000 0 0 0x82000000 0 0x00010000 /* downstream I/O */
- 0x82000000 0 0xa0000000 0xa0000000 0 0x10000000 /* non-prefetchable memory */
- 0xc2000000 0 0xb0000000 0xb0000000 0 0x10000000>; /* prefetchable memory */
+ 0x82000000 0 0xa0000000 0xa0000000 0 0x08000000 /* non-prefetchable memory */
+ 0xc2000000 0 0xa8000000 0xa8000000 0 0x18000000>; /* prefetchable memory */
clocks = <&tegra_car TEGRA20_CLK_PEX>,
<&tegra_car TEGRA20_CLK_AFI>,
diff --git a/arch/arm/boot/dts/tegra30.dtsi b/arch/arm/boot/dts/tegra30.dtsi
index c8facca..d81c52e 100644
--- a/arch/arm/boot/dts/tegra30.dtsi
+++ b/arch/arm/boot/dts/tegra30.dtsi
@@ -35,8 +35,8 @@
0x82000000 0 0x00001000 0x00001000 0 0x00001000 /* port 1 configuration space */
0x82000000 0 0x00004000 0x00004000 0 0x00001000 /* port 2 configuration space */
0x81000000 0 0 0x02000000 0 0x00010000 /* downstream I/O */
- 0x82000000 0 0x20000000 0x20000000 0 0x10000000 /* non-prefetchable memory */
- 0xc2000000 0 0x30000000 0x30000000 0 0x10000000>; /* prefetchable memory */
+ 0x82000000 0 0x20000000 0x20000000 0 0x08000000 /* non-prefetchable memory */
+ 0xc2000000 0 0x28000000 0x28000000 0 0x18000000>; /* prefetchable memory */
clocks = <&tegra_car TEGRA30_CLK_PCIE>,
<&tegra_car TEGRA30_CLK_AFI>,
--
1.8.1.5
next prev parent reply other threads:[~2013-07-25 17:53 UTC|newest]
Thread overview: 20+ messages / expand[flat|nested] mbox.gz Atom feed top
2013-07-25 17:53 [PATCH v5 00/16] Rewrite Tegra PCIe driver Thierry Reding
2013-07-25 17:53 ` [PATCH v5 01/16] ARM: tegra: Move tegra_pcie_xclk_clamp() to PMC Thierry Reding
2013-07-25 17:53 ` [PATCH v5 02/16] ARM: tegra: Move pmc.h to include/linux/tegra-pmc.h Thierry Reding
2013-07-25 17:53 ` [PATCH v5 03/16] PCI: tegra: Move PCIe driver to drivers/pci/host Thierry Reding
2013-07-25 18:00 ` Bjorn Helgaas
2013-07-25 17:53 ` [PATCH v5 04/16] ARM: tegra: tamonten: Add PCIe support Thierry Reding
2013-07-25 17:53 ` [PATCH v5 05/16] ARM: tegra: tec: " Thierry Reding
2013-07-25 17:53 ` [PATCH v5 06/16] ARM: tegra: harmony: Initialize PCIe from DT Thierry Reding
2013-07-25 17:53 ` [PATCH v5 07/16] ARM: tegra: trimslice: " Thierry Reding
2013-07-25 17:53 ` [PATCH v5 08/16] PCI: tegra: Add Tegra 30 PCIe support Thierry Reding
2013-07-25 18:00 ` Bjorn Helgaas
2013-07-25 17:53 ` [PATCH v5 09/16] PCI: tegra: set up PADS_REFCLK_CFG1 Thierry Reding
2013-07-25 18:01 ` Bjorn Helgaas
2013-07-25 17:53 ` [PATCH v5 10/16] ARM: tegra: Add Tegra30 PCIe support Thierry Reding
2013-07-25 17:53 ` [PATCH v5 11/16] ARM: tegra: Enable PCIe controller on Cardhu Thierry Reding
2013-07-25 17:53 ` [PATCH v5 12/16] ARM: tegra: Enable PCIe controller on Beaver Thierry Reding
2013-07-25 17:53 ` [PATCH v5 13/16] ARM: tegra: Fix Beaver's PCIe lane configuration Thierry Reding
2013-07-25 17:53 ` [PATCH v5 14/16] ARM: tegra: Update default configuration (PCIe) Thierry Reding
2013-07-25 17:53 ` Thierry Reding [this message]
2013-07-25 17:53 ` [PATCH v5 16/16] MAINTAINERS: Add myself as Tegra PCIe maintainer Thierry Reding
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1374774810-18459-16-git-send-email-thierry.reding@gmail.com \
--to=thierry.reding@gmail.com \
--cc=bhelgaas@google.com \
--cc=devicetree@vger.kernel.org \
--cc=jagarwal@nvidia.com \
--cc=jason@lakedaemon.net \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-pci@vger.kernel.org \
--cc=linux-tegra@vger.kernel.org \
--cc=linux@arm.linux.org.uk \
--cc=swarren@wwwdotorg.org \
--cc=thomas.petazzoni@free-electrons.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).