From: Ley Foon Tan <ley.foon.tan@intel.com>
To: Bjorn Helgaas <bhelgaas@google.com>,
Lorenzo Pieralisi <lorenzo.pieralisi@arm.com>
Cc: linux-kernel@vger.kernel.org, linux-pci@vger.kernel.org,
devicetree@vger.kernel.org, lftan.linux@gmail.com,
Ley Foon Tan <ley.foon.tan@intel.com>
Subject: [PATCH v3 2/2] dt-bindings: PCI: altera: Add altr,pcie-root-port-2.0
Date: Wed, 2 Jan 2019 14:16:49 +0800 [thread overview]
Message-ID: <1546409810-37630-3-git-send-email-ley.foon.tan@intel.com> (raw)
In-Reply-To: <1546409810-37630-1-git-send-email-ley.foon.tan@intel.com>
Add support for altr,pcie-root-port-2.0.
Signed-off-by: Ley Foon Tan <ley.foon.tan@intel.com>
---
.../devicetree/bindings/pci/altera-pcie.txt | 4 +++-
1 files changed, 3 insertions(+), 1 deletions(-)
diff --git a/Documentation/devicetree/bindings/pci/altera-pcie.txt b/Documentation/devicetree/bindings/pci/altera-pcie.txt
index 6c396f1..816b244 100644
--- a/Documentation/devicetree/bindings/pci/altera-pcie.txt
+++ b/Documentation/devicetree/bindings/pci/altera-pcie.txt
@@ -1,11 +1,13 @@
* Altera PCIe controller
Required properties:
-- compatible : should contain "altr,pcie-root-port-1.0"
+- compatible : should contain "altr,pcie-root-port-1.0" or "altr,pcie-root-port-2.0"
- reg: a list of physical base address and length for TXS and CRA.
+ For "altr,pcie-root-port-2.0", additional HIP base address and length.
- reg-names: must include the following entries:
"Txs": TX slave port region
"Cra": Control register access region
+ "Hip": Hard IP region (if "altr,pcie-root-port-2.0")
- interrupts: specifies the interrupt source of the parent interrupt
controller. The format of the interrupt specifier depends
on the parent interrupt controller.
--
1.7.1
next prev parent reply other threads:[~2019-01-02 6:17 UTC|newest]
Thread overview: 7+ messages / expand[flat|nested] mbox.gz Atom feed top
2019-01-02 6:16 [PATCH v3 0/2] Add Stratix 10 PCIe Root Port support Ley Foon Tan
2019-01-02 6:16 ` [PATCH v3 1/2] PCI: altera: Add Stratix 10 PCIe support Ley Foon Tan
2019-02-08 16:29 ` Lorenzo Pieralisi
2019-02-11 7:29 ` Ley Foon Tan
2019-01-02 6:16 ` Ley Foon Tan [this message]
2019-01-11 14:59 ` [PATCH v3 2/2] dt-bindings: PCI: altera: Add altr,pcie-root-port-2.0 Rob Herring
2019-01-11 6:00 ` [PATCH v3 0/2] Add Stratix 10 PCIe Root Port support Ley Foon Tan
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1546409810-37630-3-git-send-email-ley.foon.tan@intel.com \
--to=ley.foon.tan@intel.com \
--cc=bhelgaas@google.com \
--cc=devicetree@vger.kernel.org \
--cc=lftan.linux@gmail.com \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-pci@vger.kernel.org \
--cc=lorenzo.pieralisi@arm.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).