From: Hongtao Wu <wuht06@gmail.com>
To: Lorenzo Pieralisi <lorenzo.pieralisi@arm.com>,
Rob Herring <robh+dt@kernel.org>
Cc: Orson Zhai <orsonzhai@gmail.com>,
Baolin Wang <baolin.wang7@gmail.com>,
Chunyan Zhang <zhang.lyra@gmail.com>,
linux-pci@vger.kernel.org, devicetree@vger.kernel.org,
linux-kernel@vger.kernel.org, Billows Wu <billows.wu@unisoc.com>
Subject: [PATCH 1/2] dt-bindings: PCI: sprd: Document Unisoc PCIe RC host controller
Date: Fri, 21 Aug 2020 17:51:48 +0800 [thread overview]
Message-ID: <1598003509-27896-2-git-send-email-wuht06@gmail.com> (raw)
In-Reply-To: <1598003509-27896-1-git-send-email-wuht06@gmail.com>
From: Billows Wu <billows.wu@unisoc.com>
This series adds PCIe bindings for Uisoc SoCs.
This controller is based on DesignWare PCIe IP.
Signed-off-by: Billows Wu <billows.wu@unisoc.com>
---
.../devicetree/bindings/pci/sprd-pcie.yaml | 88 ++++++++++++++++++++++
1 file changed, 88 insertions(+)
create mode 100644 Documentation/devicetree/bindings/pci/sprd-pcie.yaml
diff --git a/Documentation/devicetree/bindings/pci/sprd-pcie.yaml b/Documentation/devicetree/bindings/pci/sprd-pcie.yaml
new file mode 100644
index 0000000..6eab4b8
--- /dev/null
+++ b/Documentation/devicetree/bindings/pci/sprd-pcie.yaml
@@ -0,0 +1,88 @@
+# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
+%YAML 1.2
+---
+$id: http://devicetree.org/schemas/pci/sprd-pcie.yaml#
+$schema: http://devicetree.org/meta-schemas/core.yaml#
+
+title: SoC PCIe Host Controller Device Tree Bindings
+
+maintainers:
+ - Billows Wu <billows.wu@unisoc.com>
+
+allOf:
+ - $ref: /schemas/pci/pci-bus.yaml#
+ - $ref: "sprd-pcie.yaml#"
+
+properties:
+ compatible:
+ items:
+ - const: sprd,pcie
+ - const: sprd,pcie-ep
+
+ reg:
+ minItems: 2
+ maxItems: 3
+ items:
+ - description: Controller control and status registers.
+ - description: PCIe shadow registers.
+ - description: PCIe configuration registers.
+
+ reg-names:
+ items:
+ - const: dbi
+ - const: dbi2
+ - const: cfg
+
+ ranges:
+ maxItems: 2
+
+ num-lanes:
+ maxItems: 1
+ description: Number of lanes to use for this port.
+
+ num-ib-windows:
+ maxItems: 1
+ description: Number of inbound windows to use for this port.
+
+ num-ob-windows:
+ maxItems: 1
+ description: Number of outbound windows to use for this port.
+
+ bus-range:
+ description: Range of bus numbers associated with this controller.
+
+ interrupts:
+ maxItems: 1
+
+ interrupt-names:
+ maxItems: 1
+
+required:
+ - compatible
+ - reg
+ - reg-names
+ - num-lanes
+ - ranges
+ - bus-range
+ - interrupts
+ - interrupt-names
+
+examples:
+ - |
+ #include <dt-bindings/interrupt-controller/arm-gic.h>
+ pcie0@2b100000 {
+ compatible = "sprd,pcie", "snps,dw-pcie";
+ reg = <0x0 0x2b100000 0x0 0x2000>,
+ <0x2 0x00000000 0x0 0x2000>;
+ reg-names = "dbi", "config";
+ #address-cells = <3>;
+ #size-cells = <2>;
+ device_type = "pci";
+ ranges = <0x01000000 0x0 0x00000000 0x2 0x00002000 0x0 0x00010000
+ 0x03000000 0x0 0x10000000 0x2 0x10000000 0x1 0xefffffff>;
+ bus-range = <0 15>;
+ num-lanes = <1>;
+ num-viewport = <8>;
+ interrupts = <GIC_SPI 153 IRQ_TYPE_LEVEL_HIGH>;
+ interrupt-names = "msi";
+ };
--
2.7.4
next prev parent reply other threads:[~2020-08-21 9:52 UTC|newest]
Thread overview: 6+ messages / expand[flat|nested] mbox.gz Atom feed top
2020-08-21 9:51 [PATCH 0/2] PCI: Add new Unisoc PCIe driver Hongtao Wu
2020-08-21 9:51 ` Hongtao Wu [this message]
2020-08-21 22:11 ` [PATCH 1/2] dt-bindings: PCI: sprd: Document Unisoc PCIe RC host controller Rob Herring
2020-08-21 9:51 ` [PATCH 2/2] PCI: sprd: Add support for Unisoc SoCs' PCIe controller Hongtao Wu
2020-08-21 15:15 ` Randy Dunlap
2020-08-21 22:21 ` Rob Herring
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1598003509-27896-2-git-send-email-wuht06@gmail.com \
--to=wuht06@gmail.com \
--cc=baolin.wang7@gmail.com \
--cc=billows.wu@unisoc.com \
--cc=devicetree@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-pci@vger.kernel.org \
--cc=lorenzo.pieralisi@arm.com \
--cc=orsonzhai@gmail.com \
--cc=robh+dt@kernel.org \
--cc=zhang.lyra@gmail.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).