From: Richard Zhu <hongxing.zhu@nxp.com>
To: l.stach@pengutronix.de, bhelgaas@google.com, robh+dt@kernel.org,
lorenzo.pieralisi@arm.com, shawnguo@kernel.org, kishon@ti.com,
kw@linux.com, frank.li@nxp.com
Cc: hongxing.zhu@nxp.com, linux-pci@vger.kernel.org,
devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org,
linux-kernel@vger.kernel.org, kernel@pengutronix.de,
linux-imx@nxp.com
Subject: [PATCH v1 01/10] dt-bindings: imx6q-pcie: Add iMX8MM PCIe EP mode compatible string
Date: Tue, 19 Jul 2022 17:45:30 +0800 [thread overview]
Message-ID: <1658223939-25478-2-git-send-email-hongxing.zhu@nxp.com> (raw)
In-Reply-To: <1658223939-25478-1-git-send-email-hongxing.zhu@nxp.com>
Add i.MX8MM PCIe endpoint mode compatible string.
Signed-off-by: Richard Zhu <hongxing.zhu@nxp.com>
---
Documentation/devicetree/bindings/pci/fsl,imx6q-pcie.yaml | 1 +
1 file changed, 1 insertion(+)
diff --git a/Documentation/devicetree/bindings/pci/fsl,imx6q-pcie.yaml b/Documentation/devicetree/bindings/pci/fsl,imx6q-pcie.yaml
index 252e5b72aee0..d52c6396fe11 100644
--- a/Documentation/devicetree/bindings/pci/fsl,imx6q-pcie.yaml
+++ b/Documentation/devicetree/bindings/pci/fsl,imx6q-pcie.yaml
@@ -27,6 +27,7 @@ properties:
- fsl,imx8mq-pcie
- fsl,imx8mm-pcie
- fsl,imx8mp-pcie
+ - fsl,imx8mm-pcie-ep
reg:
items:
--
2.25.1
next prev parent reply other threads:[~2022-07-19 10:01 UTC|newest]
Thread overview: 17+ messages / expand[flat|nested] mbox.gz Atom feed top
2022-07-19 9:45 [PATCH v1 0/10] Add iMX PCIe EP mode support Richard Zhu
2022-07-19 9:45 ` Richard Zhu [this message]
2022-07-19 14:11 ` [PATCH v1 01/10] dt-bindings: imx6q-pcie: Add iMX8MM PCIe EP mode compatible string Rob Herring
2022-07-19 14:20 ` Rob Herring
2022-07-21 2:40 ` Hongxing Zhu
2022-07-22 0:28 ` Rob Herring
2022-07-19 9:45 ` [PATCH v1 02/10] dt-bindings: imx6q-pcie: Add iMX8MQ " Richard Zhu
2022-07-22 0:28 ` Rob Herring
2022-07-19 9:45 ` [PATCH v1 03/10] PCI: dwc: Kconfig: Add iMX PCIe EP mode support Richard Zhu
2022-07-19 9:45 ` [PATCH v1 04/10] arm64: dts: Add iMX8MM PCIe EP support Richard Zhu
2022-07-19 9:45 ` [PATCH v1 05/10] arm64: dts: Add iMX8MQ " Richard Zhu
2022-07-19 9:45 ` [PATCH v1 06/10] arm64: dts: Add iMX8MM PCIe EP support on EVK board Richard Zhu
2022-07-19 9:45 ` [PATCH v1 07/10] arm64: dts: Add iMX8MQ " Richard Zhu
2022-07-19 9:45 ` [PATCH v1 08/10] misc: pci_endpoint_test: Add iMX8 PCIe EP device support Richard Zhu
2022-07-19 9:45 ` [PATCH v1 09/10] PCI: imx6: Add iMX8MM PCIe EP mode Richard Zhu
2022-07-24 8:01 ` kernel test robot
2022-07-19 9:45 ` [PATCH v1 10/10] PCI: imx6: Add iMX8MQ PCIe EP support Richard Zhu
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1658223939-25478-2-git-send-email-hongxing.zhu@nxp.com \
--to=hongxing.zhu@nxp.com \
--cc=bhelgaas@google.com \
--cc=devicetree@vger.kernel.org \
--cc=frank.li@nxp.com \
--cc=kernel@pengutronix.de \
--cc=kishon@ti.com \
--cc=kw@linux.com \
--cc=l.stach@pengutronix.de \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-imx@nxp.com \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-pci@vger.kernel.org \
--cc=lorenzo.pieralisi@arm.com \
--cc=robh+dt@kernel.org \
--cc=shawnguo@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).