linux-pci.vger.kernel.org archive mirror
 help / color / mirror / Atom feed
From: Wei Yang <weiyang@linux.vnet.ibm.com>
To: Bjorn Helgaas <bhelgaas@google.com>
Cc: Wei Yang <weiyang@linux.vnet.ibm.com>,
	linuxppc-dev <linuxppc-dev@lists.ozlabs.org>,
	"linux-pci@vger.kernel.org" <linux-pci@vger.kernel.org>,
	Benjamin Herrenschmidt <benh@au1.ibm.com>,
	Gavin Shan <gwshan@linux.vnet.ibm.com>,
	Guo Chao <yan@linux.vnet.ibm.com>,
	Mike Qiu <qiudayu@linux.vnet.ibm.com>
Subject: Re: [PATCH V7 00/17] Enable SRIOV on POWER8
Date: Wed, 20 Aug 2014 11:35:46 +0800	[thread overview]
Message-ID: <20140820033546.GA7669@richard> (raw)
In-Reply-To: <CAErSpo5Dm4Eu0TcvJn2fYLVd005OgJCy-yZAhqsttjbb8jwm=A@mail.gmail.com>

On Tue, Aug 19, 2014 at 10:12:27PM -0500, Bjorn Helgaas wrote:
>On Tue, Aug 19, 2014 at 9:34 PM, Wei Yang <weiyang@linux.vnet.ibm.com> wrote:
>> On Tue, Aug 19, 2014 at 03:19:42PM -0600, Bjorn Helgaas wrote:
>>>On Thu, Jul 24, 2014 at 02:22:10PM +0800, Wei Yang wrote:
>>>> This patch set enables the SRIOV on POWER8.
>>>>
>>>> The gerneral idea is put each VF into one individual PE and allocate required
>>>> resources like DMA/MSI.
>>>>
>>>> One thing special for VF PE is we use M64BT to cover the IOV BAR. M64BT is one
>>>> hardware on POWER platform to map MMIO address to PE. By using M64BT, we could
>>>> map one individual VF to a VF PE, which introduce more flexiblity to users.
>>>>
>>>> To achieve this effect, we need to do some hack on pci devices's resources.
>>>> 1. Expand the IOV BAR properly.
>>>>    Done by pnv_pci_ioda_fixup_iov_resources().
>>>> 2. Shift the IOV BAR properly.
>>>>    Done by pnv_pci_vf_resource_shift().
>>>> 3. IOV BAR alignment is the total size instead of an individual size on
>>>>    powernv platform.
>>>>    Done by pnv_pcibios_sriov_resource_alignment().
>>>> 4. Take the IOV BAR alignment into consideration in the sizing and assigning.
>>>>    This is achieved by commit: "PCI: Take additional IOV BAR alignment in
>>>>    sizing and assigning"
>>>>
>>>> Test Environment:
>>>>        The SRIOV device tested is Emulex Lancer and Mellanox ConnectX-3 on
>>>>        POWER8.
>>>>
>>>> Examples on pass through a VF to guest through vfio:
>>>>      1. install necessary modules
>>>>         modprobe vfio
>>>>         modprobe vfio-pci
>>>>      2. retrieve the iommu_group the device belongs to
>>>>         readlink /sys/bus/pci/devices/0000:06:0d.0/iommu_group
>>>>         ../../../../kernel/iommu_groups/26
>>>>         This means it belongs to group 26
>>>>      3. see how many devices under this iommu_group
>>>>         ls /sys/kernel/iommu_groups/26/devices/
>>>>      4. unbind the original driver and bind to vfio-pci driver
>>>>         echo 0000:06:0d.0 > /sys/bus/pci/devices/0000:06:0d.0/driver/unbind
>>>>         echo  1102 0002 > /sys/bus/pci/drivers/vfio-pci/new_id
>>>>         Note: this should be done for each device in the same iommu_group
>>>>      5. Start qemu and pass device through vfio
>>>>         /home/ywywyang/git/qemu-impreza/ppc64-softmmu/qemu-system-ppc64 \
>>>>                 -M pseries -m 2048 -enable-kvm -nographic \
>>>>                 -drive file=/home/ywywyang/kvm/fc19.img \
>>>>                 -monitor telnet:localhost:5435,server,nowait -boot cd \
>>>>                 -device "spapr-pci-vfio-host-bridge,id=CXGB3,iommu=26,index=6"
>>>>
>>>> Verify this is the exact VF response:
>>>>      1. ping from a machine in the same subnet(the broadcast domain)
>>>>      2. run arp -n on this machine
>>>>         9.115.251.20             ether   00:00:c9:df:ed:bf   C eth0
>>>>      3. ifconfig in the guest
>>>>         # ifconfig eth1
>>>>         eth1: flags=4163<UP,BROADCAST,RUNNING,MULTICAST>  mtu 1500
>>>>              inet 9.115.251.20  netmask 255.255.255.0  broadcast 9.115.251.255
>>>>              inet6 fe80::200:c9ff:fedf:edbf  prefixlen 64  scopeid 0x20<link>
>>>>              ether 00:00:c9:df:ed:bf  txqueuelen 1000 (Ethernet)
>>>>              RX packets 175  bytes 13278 (12.9 KiB)
>>>>              RX errors 0  dropped 0  overruns 0  frame 0
>>>>              TX packets 58  bytes 9276 (9.0 KiB)
>>>>              TX errors 0  dropped 0 overruns 0  carrier 0  collisions 0
>>>>      4. They have the same MAC address
>>>>
>>>>      Note: make sure you shutdown other network interfaces in guest.
>>>>
>>>> ---
>>>> v6 -> v7:
>>>>    1. add IORESOURCE_ARCH flag for IOV BAR on powernv platform.
>>>>    2. when IOV BAR has IORESOURCE_ARCH flag, the size is retrieved from
>>>>       hardware directly. If not, calculate as usual.
>>>>    3. reorder the patch set, group them by subsystem:
>>>>       PCI, powerpc, powernv
>>>>    4. rebase it on 3.16-rc6
>>>
>>>This doesn't apply for me on v3.16-rc6:
>>>
>>>  02:48:57 ~/linux$ stg rebase v3.16-rc6
>>>  Checking for changes in the working directory ... done
>>>  Rebasing to "v3.16-rc6" ... done
>>>  No patches applied
>>>  02:49:14 ~/linux$ stg import -M --sign m/wy
>>>  Checking for changes in the working directory ... done
>>>  Importing patch "pci-iov-export-interface-for" ... done
>>>  Importing patch "pci-iov-get-vf-bar-size-from" ... done
>>>  Importing patch "pci-add-weak" ... done
>>>  Importing patch "pci-take-additional-iov-bar" ... done
>>>  Importing patch "powerpc-pci-don-t-unset-pci" ... done
>>>  Importing patch "powerpc-pci-define" ... done
>>>  Importing patch "powrepc-pci-refactor-pci_dn" ... done
>>>  Importing patch "powerpc-powernv-use-pci_dn-in" ... error: patch failed:
>>>  arch/powerpc/platforms/powernv/pci.c:376
>>>  error: arch/powerpc/platforms/powernv/pci.c: patch does not apply
>>>  stg import: Diff does not apply cleanly
>>>
>>>What am I missing?
>>>
>>>I assume you intend these all to go through my tree just to keep them all
>>>together.  The ideal rebase target for me would be v3.17-rc1.
>>
>> Ok, I will rebase it on v3.17-rc1 upstream. While I guess the conflict is due
>> to some patches from Gavin, which is not merged at that moment. I will make
>> sure it applies to v3.17-rc1.
>
>I tried applying them on v3.16-rc6 as well as on every change to
>arch/powerpc/platforms/powernv/pci.c between v3.16-rc6 and v3.17-rc1,
>and none applied cleanly.  Patches you post should be based on some
>upstream tag, not on something that includes unmerged patches.

Sorry about this, I will pay attention to this next time.

>
>Bjorn

-- 
Richard Yang
Help you, Help me


  reply	other threads:[~2014-08-20  3:35 UTC|newest]

Thread overview: 37+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2014-07-24  6:22 [PATCH V7 00/17] Enable SRIOV on POWER8 Wei Yang
2014-07-24  6:22 ` [PATCH V7 01/17] PCI/IOV: Export interface for retrieve VF's BDF Wei Yang
2014-08-19 21:37   ` Bjorn Helgaas
2014-08-20  2:25     ` Wei Yang
2014-07-24  6:22 ` [PATCH V7 02/17] PCI/IOV: Get VF BAR size from hardware directly when platform needs Wei Yang
2014-08-19 21:44   ` Bjorn Helgaas
2014-08-20  2:31     ` Wei Yang
2014-07-24  6:22 ` [PATCH V7 03/17] PCI: Add weak pcibios_sriov_resource_alignment() interface Wei Yang
2014-07-24  6:22 ` [PATCH V7 04/17] PCI: Take additional IOV BAR alignment in sizing and assigning Wei Yang
2014-08-20  3:08   ` Bjorn Helgaas
2014-08-20  6:14     ` Wei Yang
2014-08-28  2:34       ` Wei Yang
2014-09-09 20:09       ` Bjorn Helgaas
2014-09-10  3:27         ` Wei Yang
2014-07-24  6:22 ` [PATCH V7 05/17] powerpc/pci: Don't unset pci resources for VFs Wei Yang
2014-07-24  6:22 ` [PATCH V7 06/17] powerpc/pci: Define pcibios_disable_device() on powerpc Wei Yang
2014-07-24  6:22 ` [PATCH V7 07/17] powrepc/pci: Refactor pci_dn Wei Yang
2014-07-24  6:22 ` [PATCH V7 08/17] powerpc/powernv: Use pci_dn in PCI config accessor Wei Yang
2014-07-24  6:22 ` [PATCH V7 09/17] powerpc/powernv: mark IOV BAR with IORESOURCE_ARCH Wei Yang
2014-07-24  6:22 ` [PATCH V7 10/17] powerpc/powernv: Allocate pe->iommu_table dynamically Wei Yang
2014-07-24  6:22 ` [PATCH V7 11/17] powerpc/powernv: Add function to deconfig a PE Wei Yang
2014-07-24  6:22 ` [PATCH V7 12/17] powerpc/powernv: Expand VF resources according to the number of total_pe Wei Yang
2014-07-24  6:22 ` [PATCH V7 13/17] powerpc/powernv: Implement pcibios_sriov_resource_alignment on powernv Wei Yang
2014-07-24  6:22 ` [PATCH V7 14/17] powerpc/powernv: Shift VF resource with an offset Wei Yang
2014-07-24  6:22 ` [PATCH V7 15/17] powerpc/powernv: Allocate VF PE Wei Yang
2014-07-24  6:22 ` [PATCH V7 16/17] powerpc/powernv: Expanding IOV BAR, with m64_per_iov supported Wei Yang
2014-07-24  6:22 ` [PATCH V7 17/17] powerpc/powernv: Group VF PE when IOV BAR is big on PHB3 Wei Yang
2014-07-31  6:35 ` [PATCH V7 00/17] Enable SRIOV on POWER8 Benjamin Herrenschmidt
2014-08-19 21:19 ` Bjorn Helgaas
2014-08-20  2:34   ` Wei Yang
2014-08-20  3:12     ` Bjorn Helgaas
2014-08-20  3:35       ` Wei Yang [this message]
2014-10-02 15:59         ` Bjorn Helgaas
2014-10-02 23:38           ` Gavin Shan
2014-10-15  9:00           ` Wei Yang
2014-10-15 13:52             ` Bjorn Helgaas
2014-10-16  8:41               ` Wei Yang

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=20140820033546.GA7669@richard \
    --to=weiyang@linux.vnet.ibm.com \
    --cc=benh@au1.ibm.com \
    --cc=bhelgaas@google.com \
    --cc=gwshan@linux.vnet.ibm.com \
    --cc=linux-pci@vger.kernel.org \
    --cc=linuxppc-dev@lists.ozlabs.org \
    --cc=qiudayu@linux.vnet.ibm.com \
    --cc=yan@linux.vnet.ibm.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).