From: Ard Biesheuvel <ard.biesheuvel@linaro.org>
To: linux-pci@vger.kernel.org
Cc: mw@semihalf.com, Ard Biesheuvel <ard.biesheuvel@linaro.org>,
Leif Lindholm <leif.lindholm@linaro.org>,
Graeme Gregory <graeme.gregory@linaro.org>,
Bjorn Helgaas <bhelgaas@google.com>,
Jingoo Han <jingoohan1@gmail.com>,
Joao Pinto <Joao.Pinto@synopsys.com>,
Marc Zyngier <marc.zyngier@arm.com>,
Rob Herring <robh@kernel.org>
Subject: [PATCH v2 3/3] dt-bindings: designware: add binding for Designware PCIe in ECAM mode
Date: Thu, 24 Aug 2017 19:43:21 +0100 [thread overview]
Message-ID: <20170824184321.19432-4-ard.biesheuvel@linaro.org> (raw)
In-Reply-To: <20170824184321.19432-1-ard.biesheuvel@linaro.org>
Describe the binding for firmware-configured instances of the Synopsys
Designware PCIe controller in RC mode.
Cc: Rob Herring <robh@kernel.org>
Signed-off-by: Ard Biesheuvel <ard.biesheuvel@linaro.org>
---
Documentation/devicetree/bindings/pci/designware-pcie-ecam.txt | 56 ++++++++++++++++++++
1 file changed, 56 insertions(+)
diff --git a/Documentation/devicetree/bindings/pci/designware-pcie-ecam.txt b/Documentation/devicetree/bindings/pci/designware-pcie-ecam.txt
new file mode 100644
index 000000000000..b8127b19c220
--- /dev/null
+++ b/Documentation/devicetree/bindings/pci/designware-pcie-ecam.txt
@@ -0,0 +1,56 @@
+* Synopsys Designware PCIe root complex in ECAM mode
+
+In some cases, firmware may already have configured the Synopsys Designware
+PCIe controller in RC mode with static ATU window mappings that cover all
+config, MMIO and I/O spaces in a [mostly] ECAM compatible fashion.
+In this case, there is no need for the OS to perform any low level setup
+of clocks or device registers, nor is there any reason for the driver to
+reconfigure ATU windows for config and/or IO space accesses at runtime.
+
+Such hardware configurations should be described as "pci-host-ecam-generic"
+if they are truly ECAM compatible. Configurations that require no low-level
+setup by the OS nor any ATU window reconfiguration at runtime, but do
+require special handling for type 0 config TLPs may instead be described as
+"snps,dw-pcie-ecam".
+
+Required properties:
+- compatible: should contain "snps,dw-pcie-ecam".
+
+Please refer to the binding document of "pci-host-ecam-generic" in the
+file host-generic-pci.txt for a description of the remaining required
+and optional properties.
+
+
+* MSI support for Synopsys Designware PCIe root complex in ECAM mode
+
+Platforms that elect to perform all configuration of the RC in firmware
+and use the "pci-host-ecam-generic" or "snps,dw-pcie-ecam" binding to
+describe it to the OS may include a separate description of the embedded
+MSI controller in case no MSI support is available in the core interrupt
+controller.
+
+Required properties:
+- compatible: should contain "snps,dw-pcie-msi".
+- reg: a single region describing the device registers.
+- interrupts: interrupt specifier for the interrupt that is asserted when
+ an MSI is received by the RC.
+- msi-controller: empty property identifying this device as an MSI controller.
+
+Example for an implementation that routes all legacy INTx interrupts via SPI
+#188 and all MSI interrupts via SPI #190:
+
+ pcie@20000000 {
+ compatible = "snps,dw-pcie-ecam";
+ device_type = "pci";
+ msi-parent = <&msi0>;
+ interrupt-map-mask = <0x0 0x0 0x0 0x0>;
+ interrupt-map = <0x0 0x0 0x0 0x0 &gic GIC_SPI 188 IRQ_TYPE_LEVEL_HIGH>;
+ ...
+ };
+
+ msi0: msi@10000000 {
+ compatible = "snps,dw-pcie-msi";
+ reg = <0x0 0x10000000 0x0 0x10000>;
+ interrupts = <GIC_SPI 190 IRQ_TYPE_LEVEL_HIGH>;
+ msi-controller;
+ };
--
2.11.0
next prev parent reply other threads:[~2017-08-24 18:43 UTC|newest]
Thread overview: 9+ messages / expand[flat|nested] mbox.gz Atom feed top
2017-08-24 18:43 [PATCH v2 0/3] pci: add support for firmware initialized designware RCs Ard Biesheuvel
2017-08-24 18:43 ` [PATCH v2 1/3] pci: designware: add driver for DWC controller in ECAM shift mode Ard Biesheuvel
2017-08-24 18:43 ` [PATCH v2 2/3] pci: designware: add separate driver for the MSI part of the RC Ard Biesheuvel
2017-08-24 18:43 ` Ard Biesheuvel [this message]
2017-08-24 20:02 ` [PATCH v2 3/3] dt-bindings: designware: add binding for Designware PCIe in ECAM mode Rob Herring
2017-08-24 20:12 ` Ard Biesheuvel
2017-08-24 22:12 ` Rob Herring
2017-08-24 22:37 ` Ard Biesheuvel
2017-08-25 1:22 ` Rob Herring
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20170824184321.19432-4-ard.biesheuvel@linaro.org \
--to=ard.biesheuvel@linaro.org \
--cc=Joao.Pinto@synopsys.com \
--cc=bhelgaas@google.com \
--cc=graeme.gregory@linaro.org \
--cc=jingoohan1@gmail.com \
--cc=leif.lindholm@linaro.org \
--cc=linux-pci@vger.kernel.org \
--cc=marc.zyngier@arm.com \
--cc=mw@semihalf.com \
--cc=robh@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).