From: Sean V Kelley <sean.v.kelley@linux.intel.com>
To: tglx@linutronix.de, bhelgaas@google.com, corbet@lwn.net,
mingo@redhat.com, bp@alien8.de
Cc: x86@kernel.org, linux-pci@vger.kernel.org,
linux-kernel@vger.kernel.org, linux-doc@vger.kernel.org,
kar.hin.ong@ni.com, sassmann@kpanic.de,
Sean V Kelley <sean.v.kelley@linux.intel.com>
Subject: [PATCH 0/2] Add boot interrupt quirk mechanism for Xeon chipsets
Date: Fri, 14 Feb 2020 13:33:11 -0800 [thread overview]
Message-ID: <20200214213313.66622-1-sean.v.kelley@linux.intel.com> (raw)
When IRQ lines on secondary or higher IO-APICs are masked (e.g.,
Real-Time threaded interrupts), many chipsets redirect IRQs on
this line to the legacy PCH and in turn the base IO-APIC in the
system. The unhandled interrupts on the base IO-APIC will be
identified by the Linux kernel as Spurious Interrupts and can
lead to disabled IRQ lines.
Disabling this legacy PCI interrupt routing is chipset-specific and
varies in mechanism between chipset vendors and across generations.
In some cases the mechanism is exposed to BIOS but not all BIOS
vendors choose to pick it up. With the increasing usage of RT as it
marches towards mainline, additional issues have been raised with
more recent Xeon chipsets.
This patchset disables the boot interrupt on these Xeon chipsets where
this is possible with an additional mechanism. In addition, this
patchset includes documentation covering the background of this quirk.
Sean V Kelley (2):
pci: Add boot interrupt quirk mechanism for Xeon chipsets
Documentation:PCI: Add background on Boot Interrupts
Documentation/PCI/boot-interrupts.rst | 153 ++++++++++++++++++++++++++
Documentation/PCI/index.rst | 1 +
drivers/pci/quirks.c | 80 ++++++++++++--
3 files changed, 227 insertions(+), 7 deletions(-)
create mode 100644 Documentation/PCI/boot-interrupts.rst
--
2.25.0
next reply other threads:[~2020-02-14 21:33 UTC|newest]
Thread overview: 5+ messages / expand[flat|nested] mbox.gz Atom feed top
2020-02-14 21:33 Sean V Kelley [this message]
2020-02-14 21:33 ` [PATCH 1/2] pci: Add boot interrupt quirk mechanism for Xeon chipsets Sean V Kelley
2020-02-14 21:33 ` [PATCH 2/2] Documentation:PCI: Add background on Boot Interrupts Sean V Kelley
2020-02-15 9:24 ` [PATCH 0/2] Add boot interrupt quirk mechanism for Xeon chipsets Thomas Gleixner
2020-02-15 9:26 ` Thomas Gleixner
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20200214213313.66622-1-sean.v.kelley@linux.intel.com \
--to=sean.v.kelley@linux.intel.com \
--cc=bhelgaas@google.com \
--cc=bp@alien8.de \
--cc=corbet@lwn.net \
--cc=kar.hin.ong@ni.com \
--cc=linux-doc@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-pci@vger.kernel.org \
--cc=mingo@redhat.com \
--cc=sassmann@kpanic.de \
--cc=tglx@linutronix.de \
--cc=x86@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).