From: Lorenzo Pieralisi <lorenzo.pieralisi@arm.com>
To: Kishon Vijay Abraham I <kishon@ti.com>
Cc: Tom Joseph <tjoseph@cadence.com>,
Bjorn Helgaas <bhelgaas@google.com>,
Rob Herring <robh+dt@kernel.org>,
linux-pci@vger.kernel.org, linux-kernel@vger.kernel.org
Subject: Re: [PATCH v5 0/4] dt-bindings: Convert Cadence PCIe RC/EP to DT Schema
Date: Fri, 20 Mar 2020 09:58:43 +0000 [thread overview]
Message-ID: <20200320095843.GA21858@e121166-lin.cambridge.arm.com> (raw)
In-Reply-To: <20200305103017.16706-1-kishon@ti.com>
On Thu, Mar 05, 2020 at 04:00:13PM +0530, Kishon Vijay Abraham I wrote:
> Cadence PCIe IP is used by multiple SoC vendors (e.g. TI). Cadence
> themselves have a validation platform for validating the PCIe IP which
> is already in the upstream kernel. Right now the binding only exists for
> Cadence platform and this will result in adding redundant binding schema
> for any platform using Cadence PCIe core.
>
> This series:
> 1) Create cdns-pcie.yaml which includes properties that are applicable
> to both host mode and endpoint mode of Cadence PCIe core.
> 2) Create cdns-pcie-host.yaml to include properties that are specific to
> host mode of Cadence PCIe core. cdns-pcie-host.yaml will include
> cdns-pcie.yaml.
> 3) Create cdns-pcie-ep.yaml to include properties that are specific to
> endpoint mode of Cadence PCIe core. cdns-pcie-ep.yaml will include
> cdns-pcie.yaml.
> 4) Remove cdns,cdns-pcie-ep.txt and cdns,cdns-pcie-host.txt which had
> the binding for Cadence "platform" and add cdns,cdns-pcie-host.yaml
> and cdns,cdns-pcie-ep.yaml schema for Cadence Platform. The schema
> for Cadence platform then includes schema for Cadence PCIe core.
>
> Changes from v4:
> *) Deprecate "cdns,max-outbound-regions" only for host mode. For EP mode
> this will be a mandatory property.
>
> Changes from v3:
> *) Add "Reviewed-by: Rob Herring <robh@kernel.org>"
> *) Fix typo in SPDX header
>
> Changes from v2:
> *) Created "pci-ep.yaml" for common endpoint controller bindings
> *) Deprecate "cdns,max-outbound-regions" and "cdns,no-bar-match-nbits"
> binding
>
> Changes from v1:
> *) Fix maximum values of num-lanes and cdns,no-bar-match-nbits
> *) Fix example DT node for PCIe Endpoint.
>
> Ref: Patches to convert Cadence driver to library
> https://lkml.org/lkml/2019/11/11/317
>
> Some of this was initially part of [1], but to accelerate it getting
> into upstream, sending this as a separate series.
>
> [1] -> http://lore.kernel.org/r/20200106102058.19183-1-kishon@ti.com
>
> Kishon Vijay Abraham I (4):
> dt-bindings: PCI: Add PCI Endpoint Controller Schema
> dt-bindings: PCI: cadence: Add PCIe RC/EP DT schema for Cadence PCIe
> dt-bindings: PCI: Convert PCIe Host/Endpoint in Cadence platform to DT
> schema
> dt-bindings: PCI: cadence: Deprecate inbound/outbound specific
> bindings
>
> .../bindings/pci/cdns,cdns-pcie-ep.txt | 27 -------
> .../bindings/pci/cdns,cdns-pcie-ep.yaml | 49 ++++++++++++
> .../bindings/pci/cdns,cdns-pcie-host.txt | 66 ----------------
> .../bindings/pci/cdns,cdns-pcie-host.yaml | 75 +++++++++++++++++++
> .../devicetree/bindings/pci/cdns-pcie-ep.yaml | 25 +++++++
> .../bindings/pci/cdns-pcie-host.yaml | 37 +++++++++
> .../devicetree/bindings/pci/cdns-pcie.yaml | 23 ++++++
> .../devicetree/bindings/pci/pci-ep.yaml | 41 ++++++++++
> MAINTAINERS | 2 +-
> 9 files changed, 251 insertions(+), 94 deletions(-)
> delete mode 100644 Documentation/devicetree/bindings/pci/cdns,cdns-pcie-ep.txt
> create mode 100644 Documentation/devicetree/bindings/pci/cdns,cdns-pcie-ep.yaml
> delete mode 100644 Documentation/devicetree/bindings/pci/cdns,cdns-pcie-host.txt
> create mode 100644 Documentation/devicetree/bindings/pci/cdns,cdns-pcie-host.yaml
> create mode 100644 Documentation/devicetree/bindings/pci/cdns-pcie-ep.yaml
> create mode 100644 Documentation/devicetree/bindings/pci/cdns-pcie-host.yaml
> create mode 100644 Documentation/devicetree/bindings/pci/cdns-pcie.yaml
> create mode 100644 Documentation/devicetree/bindings/pci/pci-ep.yaml
Applied first three patches to pci/dt for v5.7.
Thanks,
Lorenzo
prev parent reply other threads:[~2020-03-20 9:58 UTC|newest]
Thread overview: 6+ messages / expand[flat|nested] mbox.gz Atom feed top
2020-03-05 10:30 [PATCH v5 0/4] dt-bindings: Convert Cadence PCIe RC/EP to DT Schema Kishon Vijay Abraham I
2020-03-05 10:30 ` [PATCH v5 1/4] dt-bindings: PCI: Add PCI Endpoint Controller Schema Kishon Vijay Abraham I
2020-03-05 10:30 ` [PATCH v5 2/4] dt-bindings: PCI: cadence: Add PCIe RC/EP DT schema for Cadence PCIe Kishon Vijay Abraham I
2020-03-05 10:30 ` [PATCH v5 3/4] dt-bindings: PCI: Convert PCIe Host/Endpoint in Cadence platform to DT schema Kishon Vijay Abraham I
2020-03-05 10:30 ` [PATCH v5 4/4] dt-bindings: PCI: cadence: Deprecate inbound/outbound specific bindings Kishon Vijay Abraham I
2020-03-20 9:58 ` Lorenzo Pieralisi [this message]
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20200320095843.GA21858@e121166-lin.cambridge.arm.com \
--to=lorenzo.pieralisi@arm.com \
--cc=bhelgaas@google.com \
--cc=kishon@ti.com \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-pci@vger.kernel.org \
--cc=robh+dt@kernel.org \
--cc=tjoseph@cadence.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).