From: Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org> To: Lorenzo Pieralisi <lorenzo.pieralisi@arm.com> Cc: agross@kernel.org, bjorn.andersson@linaro.org, kishon@ti.com, vkoul@kernel.org, robh@kernel.org, svarbanov@mm-sol.com, bhelgaas@google.com, linux-arm-msm@vger.kernel.org, linux-pci@vger.kernel.org, linux-kernel@vger.kernel.org, mgautam@codeaurora.org, devicetree@vger.kernel.org, truong@codeaurora.org Subject: Re: [PATCH v5 0/5] Add PCIe support for SM8250 SoC Date: Tue, 8 Dec 2020 16:15:57 +0530 [thread overview] Message-ID: <20201208104557.GA8081@work> (raw) In-Reply-To: <20201208094712.GA30430@e121166-lin.cambridge.arm.com> Hi Lorenzo, On Tue, Dec 08, 2020 at 09:47:12AM +0000, Lorenzo Pieralisi wrote: > On Tue, Oct 27, 2020 at 10:30:28PM +0530, Manivannan Sadhasivam wrote: > > Hello, > > > > This series adds PCIe support for Qualcomm SM8250 SoC with relevant PHYs. > > There are 3 PCIe instances on this SoC each with different PHYs. The PCIe > > controller and PHYs are mostly comaptible with the ones found on SDM845 > > SoC, hence the old drivers are modified to add the support. > > > > This series has been tested on RB5 board with QCA6391 chipset connected > > onboard. > > Hi, > > I would be merging this series, I understand patch {2) was already > taken by Vinod - should I take {1,3,4,5} via the pci tree ? > Vinod merged patches 1/5 and 2/5 as they belong to phy subsystem. You can take the rest of the patches via pci tree. Thanks, Mani > Thanks, > Lorenzo > > > Thanks, > > Mani > > > > Changes in v5: > > > > * Added Review tags from Rob > > * Cleaned up the bdf to sid patch after discussing with Tony > > > > Changes in v4: > > > > * Fixed an issue with tx_tbl_sec in PHY driver > > > > Changes in v3: > > > > * Rebased on top of phy/next > > * Renamed ops_sm8250 to ops_1_9_0 to maintain uniformity > > > > Changes in v2: > > > > * Fixed the PHY and PCIe bindings > > * Introduced secondary table in PHY driver to abstract out the common configs. > > * Used a more generic way of configuring BDF to SID mapping > > * Dropped ATU change in favor of a patch spotted by Rob > > > > Manivannan Sadhasivam (5): > > dt-bindings: phy: qcom,qmp: Add SM8250 PCIe PHY bindings > > phy: qcom-qmp: Add SM8250 PCIe QMP PHYs > > dt-bindings: pci: qcom: Document PCIe bindings for SM8250 SoC > > PCI: qcom: Add SM8250 SoC support > > PCI: qcom: Add support for configuring BDF to SID mapping for SM8250 > > > > .../devicetree/bindings/pci/qcom,pcie.txt | 6 +- > > .../devicetree/bindings/phy/qcom,qmp-phy.yaml | 6 + > > drivers/pci/controller/dwc/Kconfig | 1 + > > drivers/pci/controller/dwc/pcie-qcom.c | 92 ++++++ > > drivers/phy/qualcomm/phy-qcom-qmp.c | 281 +++++++++++++++++- > > drivers/phy/qualcomm/phy-qcom-qmp.h | 18 ++ > > 6 files changed, 398 insertions(+), 6 deletions(-) > > > > -- > > 2.17.1 > >
next prev parent reply other threads:[~2020-12-08 10:46 UTC|newest] Thread overview: 15+ messages / expand[flat|nested] mbox.gz Atom feed top 2020-10-27 17:00 Manivannan Sadhasivam 2020-10-27 17:00 ` [PATCH v5 1/5] dt-bindings: phy: qcom,qmp: Add SM8250 PCIe PHY bindings Manivannan Sadhasivam 2020-11-16 5:58 ` Vinod Koul 2020-10-27 17:00 ` [PATCH v5 2/5] phy: qcom-qmp: Add SM8250 PCIe QMP PHYs Manivannan Sadhasivam 2020-11-16 5:58 ` Vinod Koul 2020-10-27 17:00 ` [PATCH v5 3/5] dt-bindings: pci: qcom: Document PCIe bindings for SM8250 SoC Manivannan Sadhasivam 2020-11-22 4:10 ` Bjorn Andersson 2020-10-27 17:00 ` [PATCH v5 4/5] PCI: qcom: Add SM8250 SoC support Manivannan Sadhasivam 2020-11-22 4:12 ` Bjorn Andersson 2020-10-27 17:00 ` [PATCH v5 5/5] PCI: qcom: Add support for configuring BDF to SID mapping for SM8250 Manivannan Sadhasivam 2020-11-22 4:18 ` Bjorn Andersson 2020-12-08 9:47 ` [PATCH v5 0/5] Add PCIe support for SM8250 SoC Lorenzo Pieralisi 2020-12-08 10:45 ` Manivannan Sadhasivam [this message] 2020-12-08 11:40 ` Lorenzo Pieralisi 2020-12-08 12:01 ` Manivannan Sadhasivam
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to=20201208104557.GA8081@work \ --to=manivannan.sadhasivam@linaro.org \ --cc=agross@kernel.org \ --cc=bhelgaas@google.com \ --cc=bjorn.andersson@linaro.org \ --cc=devicetree@vger.kernel.org \ --cc=kishon@ti.com \ --cc=linux-arm-msm@vger.kernel.org \ --cc=linux-kernel@vger.kernel.org \ --cc=linux-pci@vger.kernel.org \ --cc=lorenzo.pieralisi@arm.com \ --cc=mgautam@codeaurora.org \ --cc=robh@kernel.org \ --cc=svarbanov@mm-sol.com \ --cc=truong@codeaurora.org \ --cc=vkoul@kernel.org \ --subject='Re: [PATCH v5 0/5] Add PCIe support for SM8250 SoC' \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: link
This is a public inbox, see mirroring instructions for how to clone and mirror all data and code used for this inbox; as well as URLs for NNTP newsgroup(s).