From: Rob Herring <robh@kernel.org>
To: Chuanjia Liu <chuanjia.liu@mediatek.com>
Cc: ryder.lee@mediatek.com, jianjun.wang@mediatek.com,
linux-mediatek@lists.infradead.org, robh+dt@kernel.org,
linux-arm-kernel@lists.infradead.org, matthias.bgg@gmail.com,
yong.wu@mediatek.com, bhelgaas@google.com,
frank-w@public-files.de, linux-pci@vger.kernel.org,
lorenzo.pieralisi@arm.com, devicetree@vger.kernel.org
Subject: Re: [PATCH v8 1/4] dt-bindings: PCI: mediatek: Update the Device tree bindings
Date: Fri, 26 Mar 2021 14:17:24 -0600 [thread overview]
Message-ID: <20210326201724.GA3797259@robh.at.kernel.org> (raw)
In-Reply-To: <20210323033833.14954-2-chuanjia.liu@mediatek.com>
On Tue, 23 Mar 2021 11:38:30 +0800, Chuanjia Liu wrote:
> There are two independent PCIe controllers in MT2712 and MT7622
> platform. Each of them should contain an independent MSI domain.
>
> In old dts architecture, MSI domain will be inherited from the root
> bridge, and all of the devices will share the same MSI domain.
> Hence that, the PCIe devices will not work properly if the irq number
> which required is more than 32.
>
> Split the PCIe node for MT2712 and MT7622 platform to comply with
> the hardware design and fix MSI issue.
>
> Signed-off-by: Chuanjia Liu <chuanjia.liu@mediatek.com>
> Acked-by: Ryder Lee <ryder.lee@mediatek.com>
> ---
> .../bindings/pci/mediatek-pcie-cfg.yaml | 39 ++++
> .../devicetree/bindings/pci/mediatek-pcie.txt | 201 ++++++++++--------
> 2 files changed, 146 insertions(+), 94 deletions(-)
> create mode 100644 Documentation/devicetree/bindings/pci/mediatek-pcie-cfg.yaml
>
Reviewed-by: Rob Herring <robh@kernel.org>
next prev parent reply other threads:[~2021-03-26 20:18 UTC|newest]
Thread overview: 7+ messages / expand[flat|nested] mbox.gz Atom feed top
2021-03-23 3:38 [PATCH v8 0/4] PCI: mediatek: Spilt PCIe node to comply with hardware design Chuanjia Liu
2021-03-23 3:38 ` [PATCH v8 1/4] dt-bindings: PCI: mediatek: Update the Device tree bindings Chuanjia Liu
2021-03-26 20:17 ` Rob Herring [this message]
2021-03-23 3:38 ` [PATCH v8 2/4] PCI: mediatek: Add new method to get shared pcie-cfg base address and parse node Chuanjia Liu
2021-03-26 20:17 ` Rob Herring
2021-03-23 3:38 ` [PATCH v8 3/4] arm64: dts: mediatek: Split PCIe node for MT2712 and MT7622 Chuanjia Liu
2021-03-23 3:38 ` [PATCH v8 4/4] ARM: dts: mediatek: Update MT7629 PCIe node for new format Chuanjia Liu
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20210326201724.GA3797259@robh.at.kernel.org \
--to=robh@kernel.org \
--cc=bhelgaas@google.com \
--cc=chuanjia.liu@mediatek.com \
--cc=devicetree@vger.kernel.org \
--cc=frank-w@public-files.de \
--cc=jianjun.wang@mediatek.com \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-mediatek@lists.infradead.org \
--cc=linux-pci@vger.kernel.org \
--cc=lorenzo.pieralisi@arm.com \
--cc=matthias.bgg@gmail.com \
--cc=robh+dt@kernel.org \
--cc=ryder.lee@mediatek.com \
--cc=yong.wu@mediatek.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).