From: "Pali Rohár" <pali@kernel.org>
To: "Thomas Gleixner" <tglx@linutronix.de>,
"Marc Zyngier" <maz@kernel.org>,
"Rob Herring" <robh+dt@kernel.org>,
"Bjorn Helgaas" <bhelgaas@google.com>,
"Andrew Lunn" <andrew@lunn.ch>,
"Gregory Clement" <gregory.clement@bootlin.com>,
"Sebastian Hesselbarth" <sebastian.hesselbarth@gmail.com>,
"Thomas Petazzoni" <thomas.petazzoni@bootlin.com>,
"Lorenzo Pieralisi" <lorenzo.pieralisi@arm.com>,
"Krzysztof Wilczyński" <kw@linux.com>,
"Marek Behún" <kabel@kernel.org>
Cc: linux-kernel@vger.kernel.org, devicetree@vger.kernel.org,
linux-pci@vger.kernel.org, linux-arm-kernel@lists.infradead.org
Subject: Re: [PATCH 0/6] PCI: mvebu: Add support for PME and AER interrupts
Date: Fri, 6 May 2022 16:22:54 +0200 [thread overview]
Message-ID: <20220506142254.mzl7jotubvebptlp@pali> (raw)
In-Reply-To: <20220506134029.21470-1-pali@kernel.org>
On Friday 06 May 2022 15:40:23 Pali Rohár wrote:
> mvebu PCIe PME and AER interrupts are reported via PCIe summary
> interrupt. PCIe summary interrupt is reported via mvebu MPIC SoC error
> summary interrupt. And MPIC SoC error summary interrupt is reported via
> MPIC IRQ 4.
>
> This patch series implements support for interrupts in MPIC SoC error
> hierarchy in irq-armada-370-xp.c driver and support for interrupts in
> mvebu PCIe hierarchy in pci-mvebu.c.
>
> Finally PCIe PME and AER interrupts are routed to the correct PCIe Root
> Port, which allows kernel PME and AER drivers to take care of them.
>
> Tested on A385 board and kernel PME and AER drivers works correctly:
>
> [ 0.898482] pcieport 0000:00:01.0: PME: Signaling with IRQ 61
> [ 0.904422] pcieport 0000:00:01.0: AER: enabled with IRQ 61
> [ 0.910113] pcieport 0000:00:02.0: enabling device (0140 -> 0142)
> [ 0.916299] pcieport 0000:00:02.0: PME: Signaling with IRQ 62
> [ 0.922216] pcieport 0000:00:02.0: AER: enabled with IRQ 62
> [ 0.927917] pcieport 0000:00:03.0: enabling device (0140 -> 0142)
> [ 0.934090] pcieport 0000:00:03.0: PME: Signaling with IRQ 63
> [ 0.940006] pcieport 0000:00:03.0: AER: enabled with IRQ 63
>
> This change finally allows to debug PCIe issues on A385 boards.
FYI I tested that AER errors are now really handled by kernel AER driver:
[ 2733.258661] pcieport 0000:00:02.0: AER: Multiple Uncorrected (Non-Fatal) error received: 0000:02:00.0
[ 2733.258661] pcieport 0000:00:01.0: AER: Multiple Corrected error received: 0000:01:00.0
[ 2733.258682] pcieport 0000:00:01.0: PCIe Bus Error: severity=Corrected, type=Physical Layer, (Receiver ID)
[ 2733.267932] ath10k_pci 0000:02:00.0: PCIe Bus Error: severity=Uncorrected (Non-Fatal), type=Transaction Layer, (Requester ID)
[ 2733.275956] pcieport 0000:00:01.0: device [11ab:6820] error status/mask=00000001/00002000
[ 2733.285547] ath10k_pci 0000:02:00.0: device [168c:003c] error status/mask=00100000/00000000
[ 2733.296876] pcieport 0000:00:01.0: [ 0] RxErr (First)
[ 2733.305245] ath10k_pci 0000:02:00.0: [20] UnsupReq (First)
[ 2733.305251] ath10k_pci 0000:02:00.0: AER: TLP Header: 30000000 02080030 00000000 00000000
[ 2733.305282] ath10k_pci 0000:02:00.0: AER: can't recover (no error_detected callback)
[ 2733.313816] nvme 0000:01:00.0: PCIe Bus Error: severity=Corrected, type=Physical Layer, (Transmitter ID)
[ 2733.320671] pcieport 0000:00:02.0: AER: device recovery failed
[ 2733.327609] nvme 0000:01:00.0: device [1e0f:0001] error status/mask=00001041/00002000
[ 2733.367127] nvme 0000:01:00.0: [ 0] RxErr (First)
[ 2733.373591] nvme 0000:01:00.0: [ 6] BadTLP
[ 2733.379358] nvme 0000:01:00.0: [12] Timeout
[ 2733.385120] nvme 0000:01:00.0: AER: Error of this Agent is reported first
> Pali Rohár (6):
> dt-bindings: irqchip: armada-370-xp: Update information about MPIC SoC
> Error
> irqchip/armada-370-xp: Implement SoC Error interrupts
> ARM: dts: armada-38x.dtsi: Add node for MPIC SoC Error IRQ controller
> dt-bindings: PCI: mvebu: Update information about summary interrupt
> PCI: mvebu: Implement support for interrupts on emulated bridge
> ARM: dts: armada-385.dtsi: Add definitions for PCIe summary interrupts
>
> .../marvell,armada-370-xp-mpic.txt | 9 +
> .../devicetree/bindings/pci/mvebu-pci.txt | 1 +
> arch/arm/boot/dts/armada-385.dtsi | 20 +-
> arch/arm/boot/dts/armada-38x.dtsi | 5 +
> drivers/irqchip/irq-armada-370-xp.c | 213 +++++++++++++++++-
> drivers/pci/controller/pci-mvebu.c | 208 +++++++++++++++--
> 6 files changed, 426 insertions(+), 30 deletions(-)
>
> --
> 2.20.1
>
prev parent reply other threads:[~2022-05-06 14:23 UTC|newest]
Thread overview: 19+ messages / expand[flat|nested] mbox.gz Atom feed top
2022-05-06 13:40 [PATCH 0/6] PCI: mvebu: Add support for PME and AER interrupts Pali Rohár
2022-05-06 13:40 ` [PATCH 1/6] dt-bindings: irqchip: armada-370-xp: Update information about MPIC SoC Error Pali Rohár
2022-05-17 0:18 ` Rob Herring
2022-05-06 13:40 ` [PATCH 2/6] irqchip/armada-370-xp: Implement SoC Error interrupts Pali Rohár
2022-05-06 18:19 ` Marc Zyngier
2022-05-06 18:30 ` Pali Rohár
2022-05-06 18:47 ` Marc Zyngier
2022-05-06 18:55 ` Pali Rohár
2022-05-07 9:01 ` Marc Zyngier
2022-05-07 9:20 ` Pali Rohár
2022-05-07 9:42 ` Marc Zyngier
2022-05-07 11:15 ` Pali Rohár
2022-05-09 23:12 ` Rob Herring
2022-05-09 8:51 ` Thomas Gleixner
2022-05-06 13:40 ` [PATCH 3/6] ARM: dts: armada-38x.dtsi: Add node for MPIC SoC Error IRQ controller Pali Rohár
2022-05-06 13:40 ` [PATCH 4/6] dt-bindings: PCI: mvebu: Update information about summary interrupt Pali Rohár
2022-05-06 13:40 ` [PATCH 5/6] PCI: mvebu: Implement support for interrupts on emulated bridge Pali Rohár
2022-05-06 13:40 ` [PATCH 6/6] ARM: dts: armada-385.dtsi: Add definitions for PCIe summary interrupts Pali Rohár
2022-05-06 14:22 ` Pali Rohár [this message]
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20220506142254.mzl7jotubvebptlp@pali \
--to=pali@kernel.org \
--cc=andrew@lunn.ch \
--cc=bhelgaas@google.com \
--cc=devicetree@vger.kernel.org \
--cc=gregory.clement@bootlin.com \
--cc=kabel@kernel.org \
--cc=kw@linux.com \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-pci@vger.kernel.org \
--cc=lorenzo.pieralisi@arm.com \
--cc=maz@kernel.org \
--cc=robh+dt@kernel.org \
--cc=sebastian.hesselbarth@gmail.com \
--cc=tglx@linutronix.de \
--cc=thomas.petazzoni@bootlin.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).