linux-pci.vger.kernel.org archive mirror
 help / color / mirror / Atom feed
From: "Havalige, Thippeswamy" <thippeswamy.havalige@amd.com>
To: Rob Herring <robh@kernel.org>
Cc: "robh+dt@kernel.org" <robh+dt@kernel.org>,
	"bhelgaas@google.com" <bhelgaas@google.com>,
	"michals@xilinx.com" <michals@xilinx.com>,
	"krzysztof.kozlowski@linaro.org" <krzysztof.kozlowski@linaro.org>,
	"linux-kernel@vger.kernel.org" <linux-kernel@vger.kernel.org>,
	"Yeleswarapu, Nagaradhesh" <nagaradhesh.yeleswarapu@amd.com>,
	"linux-pci@vger.kernel.org" <linux-pci@vger.kernel.org>,
	"Gogada, Bharat Kumar" <bharat.kumar.gogada@amd.com>,
	"devicetree@vger.kernel.org" <devicetree@vger.kernel.org>
Subject: RE: [PATCH v2 2/2] dt-bindings: PCI: xilinx-nwl: Convert to YAML schemas of Xilinx NWL PCIe Root Port Bridge
Date: Wed, 2 Nov 2022 10:11:56 +0000	[thread overview]
Message-ID: <CY4PR1201MB0135FD6B87190F439FF103C38B399@CY4PR1201MB0135.namprd12.prod.outlook.com> (raw)
In-Reply-To: <166730310310.897892.15492131590720845659.robh@kernel.org>

Hi Rob,

Accepted the review comments and ll update the patch and send those again.

Regards,
Thippeswamy H
> -----Original Message-----
> From: Rob Herring <robh@kernel.org>
> Sent: Tuesday, November 1, 2022 5:26 PM
> To: Havalige, Thippeswamy <thippeswamy.havalige@amd.com>
> Cc: robh+dt@kernel.org; bhelgaas@google.com; michals@xilinx.com;
> krzysztof.kozlowski@linaro.org; linux-kernel@vger.kernel.org; Yeleswarapu,
> Nagaradhesh <nagaradhesh.yeleswarapu@amd.com>; linux-
> pci@vger.kernel.org; Gogada, Bharat Kumar
> <bharat.kumar.gogada@amd.com>; devicetree@vger.kernel.org
> Subject: Re: [PATCH v2 2/2] dt-bindings: PCI: xilinx-nwl: Convert to YAML
> schemas of Xilinx NWL PCIe Root Port Bridge
> 
> 
> On Tue, 01 Nov 2022 10:50:49 +0530, Thippeswamy Havalige wrote:
> > Convert to YAML schemas for Xilinx NWL PCIe Root Port Bridge dt
> > binding.
> >
> > Signed-off-by: Thippeswamy Havalige <thippeswamy.havalige@amd.com>
> > ---
> >  .../bindings/pci/xilinx-nwl-pcie.txt          |  73 ----------
> >  .../bindings/pci/xlnx,nwl-pcie.yaml           | 137 ++++++++++++++++++
> >  2 files changed, 137 insertions(+), 73 deletions(-)  delete mode
> > 100644 Documentation/devicetree/bindings/pci/xilinx-nwl-pcie.txt
> >  create mode 100644
> > Documentation/devicetree/bindings/pci/xlnx,nwl-pcie.yaml
> >
> 
> Running 'make dtbs_check' with the schema in this patch gives the following
> warnings. Consider if they are expected or the schema is incorrect. These
> may not be new warnings.
> 
> Note that it is not yet a requirement to have 0 warnings for dtbs_check.
> This will change in the future.
> 
> Full log is available here: https://patchwork.ozlabs.org/patch/
> 
> 
> pcie@fd0e0000: Unevaluated properties are not allowed ('iommus', 'power-
> domains' were unexpected)
> 	arch/arm64/boot/dts/xilinx/avnet-ultra96-rev1.dtb
> 	arch/arm64/boot/dts/xilinx/zynqmp-sm-k26-revA.dtb
> 	arch/arm64/boot/dts/xilinx/zynqmp-smk-k26-revA.dtb
> 	arch/arm64/boot/dts/xilinx/zynqmp-zc1232-revA.dtb
> 	arch/arm64/boot/dts/xilinx/zynqmp-zc1254-revA.dtb
> 	arch/arm64/boot/dts/xilinx/zynqmp-zc1275-revA.dtb
> 	arch/arm64/boot/dts/xilinx/zynqmp-zc1751-xm015-dc1.dtb
> 	arch/arm64/boot/dts/xilinx/zynqmp-zc1751-xm016-dc2.dtb
> 	arch/arm64/boot/dts/xilinx/zynqmp-zc1751-xm017-dc3.dtb
> 	arch/arm64/boot/dts/xilinx/zynqmp-zc1751-xm018-dc4.dtb
> 	arch/arm64/boot/dts/xilinx/zynqmp-zc1751-xm019-dc5.dtb
> 	arch/arm64/boot/dts/xilinx/zynqmp-zcu100-revC.dtb
> 	arch/arm64/boot/dts/xilinx/zynqmp-zcu102-rev1.0.dtb
> 	arch/arm64/boot/dts/xilinx/zynqmp-zcu102-rev1.1.dtb
> 	arch/arm64/boot/dts/xilinx/zynqmp-zcu102-revA.dtb
> 	arch/arm64/boot/dts/xilinx/zynqmp-zcu102-revB.dtb
> 	arch/arm64/boot/dts/xilinx/zynqmp-zcu104-revA.dtb
> 	arch/arm64/boot/dts/xilinx/zynqmp-zcu104-revC.dtb
> 	arch/arm64/boot/dts/xilinx/zynqmp-zcu106-revA.dtb
> 	arch/arm64/boot/dts/xilinx/zynqmp-zcu111-revA.dtb


  reply	other threads:[~2022-11-02 10:12 UTC|newest]

Thread overview: 8+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2022-11-01  5:20 [PATCH v2 1/2] dt-bindings: PCI: xilinx-pcie: Convert to YAML schemas of Xilinx AXI PCIe Root Port Bridge Thippeswamy Havalige
2022-11-01  5:20 ` [PATCH v2 2/2] dt-bindings: PCI: xilinx-nwl: Convert to YAML schemas of Xilinx NWL " Thippeswamy Havalige
2022-11-01 11:55   ` Rob Herring
2022-11-02 10:11     ` Havalige, Thippeswamy [this message]
2022-11-02 15:22   ` Krzysztof Kozlowski
2022-11-03  8:59     ` Havalige, Thippeswamy
2022-11-03 12:36       ` Krzysztof Kozlowski
2022-11-02 16:49 ` [PATCH v2 1/2] dt-bindings: PCI: xilinx-pcie: Convert to YAML schemas of Xilinx AXI " Rob Herring

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=CY4PR1201MB0135FD6B87190F439FF103C38B399@CY4PR1201MB0135.namprd12.prod.outlook.com \
    --to=thippeswamy.havalige@amd.com \
    --cc=bharat.kumar.gogada@amd.com \
    --cc=bhelgaas@google.com \
    --cc=devicetree@vger.kernel.org \
    --cc=krzysztof.kozlowski@linaro.org \
    --cc=linux-kernel@vger.kernel.org \
    --cc=linux-pci@vger.kernel.org \
    --cc=michals@xilinx.com \
    --cc=nagaradhesh.yeleswarapu@amd.com \
    --cc=robh+dt@kernel.org \
    --cc=robh@kernel.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).