linux-pci.vger.kernel.org archive mirror
 help / color / mirror / Atom feed
From: Nicholas Johnson <nicholas.johnson-opensource@outlook.com.au>
To: "linux-kernel@vger.kernel.org" <linux-kernel@vger.kernel.org>
Cc: "linux-pci@vger.kernel.org" <linux-pci@vger.kernel.org>,
	"bhelgaas@google.com" <bhelgaas@google.com>,
	"mika.westerberg@linux.intel.com"
	<mika.westerberg@linux.intel.com>,
	"corbet@lwn.net" <corbet@lwn.net>,
	Nicholas Johnson <nicholas.johnson-opensource@outlook.com.au>
Subject: [PATCH v6 0/4] PCI: Patch series to support Thunderbolt without any BIOS support
Date: Wed, 22 May 2019 14:30:30 +0000	[thread overview]
Message-ID: <PS2P216MB0642AD5BCA377FDC5DCD8A7B80000@PS2P216MB0642.KORP216.PROD.OUTLOOK.COM> (raw)

Rebase patches to apply cleanly to 5.2-rc1 source. Remove patch for 
comment style cleanup as this has already been applied.

Anybody interested in testing, you can do so with:

a) Intel system with Thunderbolt 3 and native enumeration. The Gigabyte 
Z390 Designare is one of the most perfect for this that I have never had 
the opportunity to use - it does not even have the option for BIOS 
assisted enumeration present in the BIOS.

b) Any system with PCIe and the Gigabyte GC-TITAN RIDGE add-in card, 
jump the header as described and use kernel parameters like:

pci=assign-busses,hpbussize=0x33,realloc,hpmemsize=128M,hpmemprefsize=1G,nocrs 
pcie_ports=native

[optional] pci.dyndbg

    ___
 __/   \__
|o o o o o| When looking into the receptacle on back of PCIe card.
|_________| Jump pins 3 and 5.

 1 2 3 4 5

The Intel system is nice in that it should just work. The add-in card 
setup is nice in that you can go nuts and assign copious amounts of 
MMIO_PREF - can anybody show a Xeon Phi coprocessor with 16G BAR working 
in an eGPU enclosure with these patches?

However, if you specify the above kernel parameters on the Intel system, 
you should be able to override it to allocate more space.

Nicholas Johnson (4):
  PCI: Consider alignment of hot-added bridges when distributing
    available resources
  PCI: Modify extend_bridge_window() to set resource size directly
  PCI: Fix bug resulting in double hpmemsize being assigned to MMIO
    window
  PCI: Add pci=hpmemprefsize parameter to set MMIO_PREF size
    independently

 .../admin-guide/kernel-parameters.txt         |   7 +-
 drivers/pci/pci.c                             |  18 +-
 drivers/pci/setup-bus.c                       | 265 ++++++++++--------
 include/linux/pci.h                           |   3 +-
 4 files changed, 167 insertions(+), 126 deletions(-)

-- 
2.20.1


             reply	other threads:[~2019-05-22 14:30 UTC|newest]

Thread overview: 4+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2019-05-22 14:30 Nicholas Johnson [this message]
2019-06-15 19:56 ` [PATCH v6 0/4] PCI: Patch series to support Thunderbolt without any BIOS support Bjorn Helgaas
2019-06-17 16:55   ` Logan Gunthorpe
2019-07-01 14:33   ` Nicholas Johnson

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=PS2P216MB0642AD5BCA377FDC5DCD8A7B80000@PS2P216MB0642.KORP216.PROD.OUTLOOK.COM \
    --to=nicholas.johnson-opensource@outlook.com.au \
    --cc=bhelgaas@google.com \
    --cc=corbet@lwn.net \
    --cc=linux-kernel@vger.kernel.org \
    --cc=linux-pci@vger.kernel.org \
    --cc=mika.westerberg@linux.intel.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).