From: Kishon Vijay Abraham I <kishon@ti.com>
To: Joe Perches <joe@perches.com>, Tom Joseph <tjoseph@cadence.com>,
Bjorn Helgaas <bhelgaas@google.com>,
Rob Herring <robh+dt@kernel.org>,
Lorenzo Pieralisi <lorenzo.pieralisi@arm.com>,
Andrew Murray <amurray@thegoodpenguin.co.uk>
Cc: Arnd Bergmann <arnd@arndb.de>,
Greg Kroah-Hartman <gregkh@linuxfoundation.org>,
<linux-arm-kernel@lists.infradead.org>,
<linux-pci@vger.kernel.org>, <devicetree@vger.kernel.org>,
<linux-kernel@vger.kernel.org>
Subject: Re: [PATCH v3 14/14] MAINTAINERS: Add Kishon Vijay Abraham I for TI J721E SoC PCIe
Date: Wed, 6 May 2020 09:24:54 +0530 [thread overview]
Message-ID: <d4ca70be-0beb-f1a3-2c70-54df976c2983@ti.com> (raw)
In-Reply-To: <ee72cdce1c487f7d0fd089f59fb92422ef2d9396.camel@perches.com>
Hi Joe,
On 4/17/2020 8:49 PM, Joe Perches wrote:
> On Fri, 2020-04-17 at 18:27 +0530, Kishon Vijay Abraham I wrote:
>> Add Kishon Vijay Abraham I as MAINTAINER for TI J721E SoC PCIe.
> []
>> diff --git a/MAINTAINERS b/MAINTAINERS
> []
>> @@ -12968,13 +12968,15 @@ S: Maintained
>> F: Documentation/devicetree/bindings/pci/designware-pcie.txt
>> F: drivers/pci/controller/dwc/*designware*
>>
>> -PCI DRIVER FOR TI DRA7XX
>> +PCI DRIVER FOR TI DRA7XX/J721E
>> M: Kishon Vijay Abraham I <kishon@ti.com>
>> L: linux-omap@vger.kernel.org
>> L: linux-pci@vger.kernel.org
>> +L: linux-arm-kernel@lists.infradead.org
>> S: Supported
>> F: Documentation/devicetree/bindings/pci/ti-pci.txt
>> F: drivers/pci/controller/dwc/pci-dra7xx.c
>> +F: drivers/pci/controller/cadence/pci-j721e.c
>
> Please keep file patterns in alphabetic order by
> moving this new cadence line up one line above dwc.
Sure, will fix this up in my next revision.
Thanks
Kishon
prev parent reply other threads:[~2020-05-06 3:55 UTC|newest]
Thread overview: 23+ messages / expand[flat|nested] mbox.gz Atom feed top
2020-04-17 12:57 [PATCH v3 00/14] Add PCIe support to TI's J721E SoC Kishon Vijay Abraham I
2020-04-17 12:57 ` [PATCH v3 01/14] PCI: cadence: Fix cdns_pcie_{host|ep}_setup() error path Kishon Vijay Abraham I
2020-04-17 12:57 ` [PATCH v3 02/14] linux/kernel.h: Add PTR_ALIGN_DOWN macro Kishon Vijay Abraham I
2020-04-17 12:57 ` [PATCH v3 03/14] PCI: cadence: Add support to use custom read and write accessors Kishon Vijay Abraham I
2020-04-17 12:57 ` [PATCH v3 04/14] PCI: cadence: Add support to start link and verify link status Kishon Vijay Abraham I
2020-04-17 12:57 ` [PATCH v3 05/14] PCI: cadence: Add read/write accessors to perform only 32-bit accesses Kishon Vijay Abraham I
2020-04-17 12:57 ` [PATCH v3 06/14] PCI: cadence: Allow pci_host_bridge to have custom pci_ops Kishon Vijay Abraham I
2020-04-17 12:57 ` [PATCH v3 07/14] PCI: cadence: Add new *ops* for CPU addr fixup Kishon Vijay Abraham I
2020-04-17 12:57 ` [PATCH v3 08/14] PCI: cadence: Fix updating Vendor ID and Subsystem Vendor ID register Kishon Vijay Abraham I
2020-04-17 12:57 ` [PATCH v3 09/14] PCI: cadence: Add MSI-X support to Endpoint driver Kishon Vijay Abraham I
2020-04-30 1:55 ` Rob Herring
2020-05-06 3:58 ` Kishon Vijay Abraham I
2020-04-17 12:57 ` [PATCH v3 10/14] dt-bindings: PCI: Add host mode dt-bindings for TI's J721E SoC Kishon Vijay Abraham I
2020-04-30 2:11 ` Rob Herring
2020-04-17 12:57 ` [PATCH v3 11/14] dt-bindings: PCI: Add EP " Kishon Vijay Abraham I
2020-04-30 2:13 ` Rob Herring
2020-04-17 12:57 ` [PATCH v3 12/14] PCI: j721e: Add TI J721E PCIe driver Kishon Vijay Abraham I
2020-04-30 2:11 ` Rob Herring
2020-05-06 4:18 ` Kishon Vijay Abraham I
2020-04-17 12:57 ` [PATCH v3 13/14] misc: pci_endpoint_test: Add J721E in pci_device_id table Kishon Vijay Abraham I
2020-04-17 12:57 ` [PATCH v3 14/14] MAINTAINERS: Add Kishon Vijay Abraham I for TI J721E SoC PCIe Kishon Vijay Abraham I
2020-04-17 15:19 ` Joe Perches
2020-05-06 3:54 ` Kishon Vijay Abraham I [this message]
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=d4ca70be-0beb-f1a3-2c70-54df976c2983@ti.com \
--to=kishon@ti.com \
--cc=amurray@thegoodpenguin.co.uk \
--cc=arnd@arndb.de \
--cc=bhelgaas@google.com \
--cc=devicetree@vger.kernel.org \
--cc=gregkh@linuxfoundation.org \
--cc=joe@perches.com \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-pci@vger.kernel.org \
--cc=lorenzo.pieralisi@arm.com \
--cc=robh+dt@kernel.org \
--cc=tjoseph@cadence.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).