From: Heiko Stuebner <heiko@sntech.de>
To: "Rafael J. Wysocki" <rafael@kernel.org>,
Daniel Lezcano <daniel.lezcano@linaro.org>,
Amit Kucheria <amitk@kernel.org>, Zhang Rui <rui.zhang@intel.com>,
Sebastian Reichel <sebastian.reichel@collabora.com>
Cc: Rob Herring <robh+dt@kernel.org>,
Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>,
linux-pm@vger.kernel.org, linux-rockchip@lists.infradead.org,
devicetree@vger.kernel.org, linux-kernel@vger.kernel.org,
Sebastian Reichel <sebastian.reichel@collabora.com>,
kernel@collabora.com
Subject: Re: [PATCH 4/7] thermal: rockchip: Simplify channel id logic
Date: Tue, 15 Nov 2022 12:30:51 +0100 [thread overview]
Message-ID: <3601039.e9J7NaK4W3@phil> (raw)
In-Reply-To: <20221031175058.175698-5-sebastian.reichel@collabora.com>
Am Montag, 31. Oktober 2022, 18:50:55 CET schrieb Sebastian Reichel:
> Replace the channel ID lookup table by a simple offset, since
> the channel IDs are consecutive.
Hmm, I don't really like going this way.
While it may be true _right now_ that all tsadcs have the cpu-sensor
at channel "x" and the gpu-sensor at "x+1", hardware engineers are
always waaaaay too creative in what they do.
So I really expect a future soc to turn this around or add other
"interesting" variants.
Heiko
> Signed-off-by: Sebastian Reichel <sebastian.reichel@collabora.com>
> ---
> drivers/thermal/rockchip_thermal.c | 48 +++++++++++++-----------------
> 1 file changed, 21 insertions(+), 27 deletions(-)
>
> diff --git a/drivers/thermal/rockchip_thermal.c b/drivers/thermal/rockchip_thermal.c
> index 3dab31f163b3..a547e44e2b64 100644
> --- a/drivers/thermal/rockchip_thermal.c
> +++ b/drivers/thermal/rockchip_thermal.c
> @@ -39,15 +39,6 @@ enum tshut_polarity {
> TSHUT_HIGH_ACTIVE,
> };
>
> -/*
> - * The system has two Temperature Sensors.
> - * sensor0 is for CPU, and sensor1 is for GPU.
> - */
> -enum sensor_id {
> - SENSOR_CPU = 0,
> - SENSOR_GPU,
> -};
> -
> /*
> * The conversion table has the adc value and temperature.
> * ADC_DECREMENT: the adc value is of diminishing.(e.g. rk3288_code_table)
> @@ -82,7 +73,7 @@ struct chip_tsadc_table {
>
> /**
> * struct rockchip_tsadc_chip - hold the private data of tsadc chip
> - * @chn_id: array of sensor ids of chip corresponding to the channel
> + * @chn_offset: the channel offset of the first channel
> * @chn_num: the channel number of tsadc chip
> * @tshut_temp: the hardware-controlled shutdown temperature value
> * @tshut_mode: the hardware-controlled shutdown mode (0:CRU 1:GPIO)
> @@ -98,7 +89,7 @@ struct chip_tsadc_table {
> */
> struct rockchip_tsadc_chip {
> /* The sensor id of chip correspond to the ADC channel */
> - int chn_id[SOC_MAX_SENSORS];
> + int chn_offset;
> int chn_num;
>
> /* The hardware-controlled tshut property */
> @@ -925,8 +916,8 @@ static void rk_tsadcv2_tshut_mode(int chn, void __iomem *regs,
> }
>
> static const struct rockchip_tsadc_chip px30_tsadc_data = {
> - .chn_id[SENSOR_CPU] = 0, /* cpu sensor is channel 0 */
> - .chn_id[SENSOR_GPU] = 1, /* gpu sensor is channel 1 */
> + /* cpu, gpu */
> + .chn_offset = 0,
> .chn_num = 2, /* 2 channels for tsadc */
>
> .tshut_mode = TSHUT_MODE_CRU, /* default TSHUT via CRU */
> @@ -949,7 +940,8 @@ static const struct rockchip_tsadc_chip px30_tsadc_data = {
> };
>
> static const struct rockchip_tsadc_chip rv1108_tsadc_data = {
> - .chn_id[SENSOR_CPU] = 0, /* cpu sensor is channel 0 */
> + /* cpu */
> + .chn_offset = 0,
> .chn_num = 1, /* one channel for tsadc */
>
> .tshut_mode = TSHUT_MODE_GPIO, /* default TSHUT via GPIO give PMIC */
> @@ -973,7 +965,8 @@ static const struct rockchip_tsadc_chip rv1108_tsadc_data = {
> };
>
> static const struct rockchip_tsadc_chip rk3228_tsadc_data = {
> - .chn_id[SENSOR_CPU] = 0, /* cpu sensor is channel 0 */
> + /* cpu */
> + .chn_offset = 0,
> .chn_num = 1, /* one channel for tsadc */
>
> .tshut_mode = TSHUT_MODE_GPIO, /* default TSHUT via GPIO give PMIC */
> @@ -997,8 +990,8 @@ static const struct rockchip_tsadc_chip rk3228_tsadc_data = {
> };
>
> static const struct rockchip_tsadc_chip rk3288_tsadc_data = {
> - .chn_id[SENSOR_CPU] = 1, /* cpu sensor is channel 1 */
> - .chn_id[SENSOR_GPU] = 2, /* gpu sensor is channel 2 */
> + /* cpu, gpu */
> + .chn_offset = 1,
> .chn_num = 2, /* two channels for tsadc */
>
> .tshut_mode = TSHUT_MODE_GPIO, /* default TSHUT via GPIO give PMIC */
> @@ -1022,7 +1015,8 @@ static const struct rockchip_tsadc_chip rk3288_tsadc_data = {
> };
>
> static const struct rockchip_tsadc_chip rk3328_tsadc_data = {
> - .chn_id[SENSOR_CPU] = 0, /* cpu sensor is channel 0 */
> + /* cpu */
> + .chn_offset = 0,
> .chn_num = 1, /* one channels for tsadc */
>
> .tshut_mode = TSHUT_MODE_CRU, /* default TSHUT via CRU */
> @@ -1045,8 +1039,8 @@ static const struct rockchip_tsadc_chip rk3328_tsadc_data = {
> };
>
> static const struct rockchip_tsadc_chip rk3366_tsadc_data = {
> - .chn_id[SENSOR_CPU] = 0, /* cpu sensor is channel 0 */
> - .chn_id[SENSOR_GPU] = 1, /* gpu sensor is channel 1 */
> + /* cpu, gpu */
> + .chn_offset = 0,
> .chn_num = 2, /* two channels for tsadc */
>
> .tshut_mode = TSHUT_MODE_GPIO, /* default TSHUT via GPIO give PMIC */
> @@ -1070,8 +1064,8 @@ static const struct rockchip_tsadc_chip rk3366_tsadc_data = {
> };
>
> static const struct rockchip_tsadc_chip rk3368_tsadc_data = {
> - .chn_id[SENSOR_CPU] = 0, /* cpu sensor is channel 0 */
> - .chn_id[SENSOR_GPU] = 1, /* gpu sensor is channel 1 */
> + /* cpu, gpu */
> + .chn_offset = 0,
> .chn_num = 2, /* two channels for tsadc */
>
> .tshut_mode = TSHUT_MODE_GPIO, /* default TSHUT via GPIO give PMIC */
> @@ -1095,8 +1089,8 @@ static const struct rockchip_tsadc_chip rk3368_tsadc_data = {
> };
>
> static const struct rockchip_tsadc_chip rk3399_tsadc_data = {
> - .chn_id[SENSOR_CPU] = 0, /* cpu sensor is channel 0 */
> - .chn_id[SENSOR_GPU] = 1, /* gpu sensor is channel 1 */
> + /* cpu, gpu */
> + .chn_offset = 0,
> .chn_num = 2, /* two channels for tsadc */
>
> .tshut_mode = TSHUT_MODE_GPIO, /* default TSHUT via GPIO give PMIC */
> @@ -1120,8 +1114,8 @@ static const struct rockchip_tsadc_chip rk3399_tsadc_data = {
> };
>
> static const struct rockchip_tsadc_chip rk3568_tsadc_data = {
> - .chn_id[SENSOR_CPU] = 0, /* cpu sensor is channel 0 */
> - .chn_id[SENSOR_GPU] = 1, /* gpu sensor is channel 1 */
> + /* cpu, gpu */
> + .chn_offset = 0,
> .chn_num = 2, /* two channels for tsadc */
>
> .tshut_mode = TSHUT_MODE_GPIO, /* default TSHUT via GPIO give PMIC */
> @@ -1406,7 +1400,7 @@ static int rockchip_thermal_probe(struct platform_device *pdev)
> for (i = 0; i < thermal->chip->chn_num; i++) {
> error = rockchip_thermal_register_sensor(pdev, thermal,
> &thermal->sensors[i],
> - thermal->chip->chn_id[i]);
> + thermal->chip->chn_offset + i);
> if (error)
> return dev_err_probe(&pdev->dev, error,
> "failed to register sensor[%d].\n", i);
>
next prev parent reply other threads:[~2022-11-15 11:31 UTC|newest]
Thread overview: 14+ messages / expand[flat|nested] mbox.gz Atom feed top
2022-10-31 17:50 [PATCH 0/7] RK3588 Thermal Support Sebastian Reichel
2022-10-31 17:50 ` [PATCH 1/7] thermal: rockchip: Simplify getting match data Sebastian Reichel
2022-11-15 11:19 ` Heiko Stuebner
2022-10-31 17:50 ` [PATCH 2/7] thermal: rockchip: Simplify clock logic Sebastian Reichel
2022-11-15 11:23 ` Heiko Stuebner
2022-10-31 17:50 ` [PATCH 3/7] thermal: rockchip: Use dev_err_probe Sebastian Reichel
2022-11-15 11:24 ` Heiko Stuebner
2022-10-31 17:50 ` [PATCH 4/7] thermal: rockchip: Simplify channel id logic Sebastian Reichel
2022-11-15 11:30 ` Heiko Stuebner [this message]
2022-12-06 17:02 ` Sebastian Reichel
2022-10-31 17:50 ` [PATCH 5/7] thermal: rockchip: Support dynamic sized sensor array Sebastian Reichel
2022-11-15 11:31 ` Heiko Stuebner
2022-10-31 17:50 ` [PATCH 6/7] thermal: rockchip: Support RK3588 SoC in the thermal driver Sebastian Reichel
2022-10-31 17:50 ` [PATCH 7/7] dt-bindings: rockchip-thermal: Support the RK3588 SoC compatible Sebastian Reichel
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=3601039.e9J7NaK4W3@phil \
--to=heiko@sntech.de \
--cc=amitk@kernel.org \
--cc=daniel.lezcano@linaro.org \
--cc=devicetree@vger.kernel.org \
--cc=kernel@collabora.com \
--cc=krzysztof.kozlowski+dt@linaro.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-pm@vger.kernel.org \
--cc=linux-rockchip@lists.infradead.org \
--cc=rafael@kernel.org \
--cc=robh+dt@kernel.org \
--cc=rui.zhang@intel.com \
--cc=sebastian.reichel@collabora.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).