From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-5.8 required=3.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS,MAILING_LIST_MULTI, SPF_HELO_NONE,SPF_PASS,URIBL_BLOCKED autolearn=no autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 90665C433EF for ; Tue, 7 Sep 2021 20:16:23 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by mail.kernel.org (Postfix) with ESMTP id 7C2886023F for ; Tue, 7 Sep 2021 20:16:23 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1346363AbhIGUR3 (ORCPT ); Tue, 7 Sep 2021 16:17:29 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:38716 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1345229AbhIGUR2 (ORCPT ); Tue, 7 Sep 2021 16:17:28 -0400 Received: from mail-lj1-x22c.google.com (mail-lj1-x22c.google.com [IPv6:2a00:1450:4864:20::22c]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 05B6CC061575 for ; Tue, 7 Sep 2021 13:16:22 -0700 (PDT) Received: by mail-lj1-x22c.google.com with SMTP id s3so471819ljp.11 for ; Tue, 07 Sep 2021 13:16:21 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=telus.net; s=google; h=mime-version:references:in-reply-to:from:date:message-id:subject:to :cc; bh=CBVcB3gRmZKLrv7PpY2nYU2VNEBB5GvLFn0wO6q1ZJs=; b=ggo61pACO5GBYx7im/OQaKvU+weL5b60LiGjFknBmwit+YjKmtAKdJxGjrNe74l6xZ aK4Uzq1GvrzT/2D4NnOq1hvDbVsoleOMjGOX0IObGey/+iRXnJkePTgrC+5Gv0hsYBMt q7Vb+ihtM5ctw+2r1rH9q6xOYoudE3X/lfyzxDlwbG/AVNQOMGppgc59vIDtZExJhvHI xEigsibhU0Ay5Zwwp4gnSz5h+mjBw2kFm+UoxvAI/6I74134d2+M0Zqym3Uv/W4/pIpd aKa+FR1ZTspVMKHfN2qAVhZpljzfziGzVM7CcBvea14OFlk9XRVIel5E7Lp5AT887P7g 4zhA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:mime-version:references:in-reply-to:from:date :message-id:subject:to:cc; bh=CBVcB3gRmZKLrv7PpY2nYU2VNEBB5GvLFn0wO6q1ZJs=; b=aJjTk5DaYBzGfrhfgVlk02Cdf1fjUNzxkxi1qjVUp+1PGltuRkehOCauneb5ZRA+yW aPwpytNx582OXrz0DfPsvhxR370qE1g0OgsGkf1fj+FUnDtmszi6vKyGe3T02qYCTdPr 3vc5/0dyTOzcRjSHcjigkMEbbj3Iqk8MK+fchU56ZLEFuOBb4g6wkX+MUZJINVaCbvOI bRNXM4gdoqL2LElCDwOXXIQHQQlUOzDPHa7N4jQP2gtb7lyMb71Ynz+JG7sKJlxLK6dr uKP2KwWAfKhOAHws4QA3ksjYXKRB/AEcRhjZCVk3DNl3CPFwHlqggSViKTrZtk5+6OZC JdVA== X-Gm-Message-State: AOAM533xDW3YbtwdMCYv+XoD5PK0XTpuYTWHDzHBUBLkPklfyR3JLR+2 NGqqFg9r/W2hcGTDKsYbD9L8P/jmAX79dPN4eW53tw== X-Google-Smtp-Source: ABdhPJxseSKURdHcnn+fgBOBFJDfN6A4190MF+lZkTi4mDmPk2g0JcxbePPVJAaKLuhlpcRFOgz1FwR2khBwzC48lLI= X-Received: by 2002:a05:651c:1121:: with SMTP id e1mr30522ljo.468.1631045780336; Tue, 07 Sep 2021 13:16:20 -0700 (PDT) MIME-Version: 1.0 References: <20210513132051.31465-1-ggherdovich@suse.cz> <067ee60e47a0350d01f0c3f216c1032818044b36.camel@suse.cz> <2a1b000cd101737400f6320ef18c0143d3a5145b.camel@linux.intel.com> In-Reply-To: <2a1b000cd101737400f6320ef18c0143d3a5145b.camel@linux.intel.com> From: Doug Smythies Date: Tue, 7 Sep 2021 13:16:10 -0700 Message-ID: Subject: Re: [PATCH v2] cpufreq: intel_pstate: Add Icelake servers support in no-HWP mode To: Srinivas Pandruvada Cc: Giovanni Gherdovich , "Rafael J . Wysocki" , Viresh Kumar , Len Brown , Linux PM list , Linux Kernel Mailing List , dsmythies Content-Type: text/plain; charset="UTF-8" Precedence: bulk List-ID: X-Mailing-List: linux-pm@vger.kernel.org Hi Srinivas, Thank you for your reply. On Tue, Sep 7, 2021 at 9:01 AM Srinivas Pandruvada wrote: > On Tue, 2021-09-07 at 08:45 -0700, Doug Smythies wrote: >> > > Recent ASUS BIOS updates have changed the default system > > response for this old thread, rendering "intel_pstate=no_hwp" > > useless. > > > > It also raises a question: If BIOS has forced HWP, then how do we > > prevent the acpi-cpufreq driver from being used? Read on. > > Does BIOS has option to enable Intel speed shift with no legacy > support? > Then this option will not populate ACPI _PSS table. The option is there no matter what. I have tried every variation of legacy or no legacy that I can find. Currently: Current boot mode: UEFI Firmware mode SecureBoot: disabled > > > > > On Fri, May 14, 2021 at 3:12 PM Doug Smythies > > wrote: > > > > > > On Fri, May 14, 2021 at 1:33 PM Giovanni Gherdovich < > > > ggherdovich@suse.cz> wrote: > > > > On Fri, 2021-05-14 at 08:31 -0700, Doug Smythies wrote: > > ... > > > > ... > > Previous correspondence was with BIOS version 1003. There have been 3 > > BIOS > > releases since then (at least that I know of), 2103, 2201, 2301, and > > all of them > > have changed the behaviour of the "Auto" setting for Intel Speed > > Shift > > Technology BIOS setting, forcing it on upon transfer of control to > > the OS. > > > > Where with "intel_pstate=no_hwp" one used to get 0 for MSR_PM_ENABLE > > (0x770) they now get 1. > > So they are forcing Out of band OOB mode. > Does bit 8 or 18 in MSR 0x1aa is set? No. Here is the output from my msr reader/decoder program. Kernel 5.14 (unpatched). intel_pstate=disable BIOS setting "Auto" for Intel Speed Shift, Driver: acpi-cpufreq doug@s19:~$ sudo c/msr-decoder How many CPUs?: 12 8.) 0x198: IA32_PERF_STATUS : CPU 0-11 : 45 : 45 : 45 : 45 : 45 : 45 : 45 : 45 : 45 : 45 : 45 : 45 : B.) 0x770: IA32_PM_ENABLE: 1 : HWP enable 1.) 0x19C: IA32_THERM_STATUS: 88450000 2.) 0x1AA: MSR_MISC_PWR_MGMT: 401CC0 EIST enabled Coordination enabled OOB Bit 8 reset OOB Bit 18 reset 3.) 0x1B1: IA32_PACKAGE_THERM_STATUS: 88410000 4.) 0x64F: MSR_CORE_PERF_LIMIT_REASONS: 0 A.) 0x1FC: MSR_POWER_CTL: 3C005D : C1E disable : EEO disable : RHO disable 5.) 0x771: IA32_HWP_CAPABILITIES (performance): 10B2930 : high 48 : guaranteed 41 : efficient 11 : lowest 1 6.) 0x774: IA32_HWP_REQUEST: CPU 0-11 : raw: 80003001 : 80003001 : 80003001 : 80003001 : 80003001 : 80003001 : 80003001 : 80003001 : 80003001 : 80003001 : 80003001 : 80003001 : min: 1 : 1 : 1 : 1 : 1 : 1 : 1 : 1 : 1 : 1 : 1 : 1 : max: 48 : 48 : 48 : 48 : 48 : 48 : 48 : 48 : 48 : 48 : 48 : 48 : des: 0 : 0 : 0 : 0 : 0 : 0 : 0 : 0 : 0 : 0 : 0 : 0 : epp: 128 : 128 : 128 : 128 : 128 : 128 : 128 : 128 : 128 : 128 : 128 : 128 : act: 0 : 0 : 0 : 0 : 0 : 0 : 0 : 0 : 0 : 0 : 0 : 0 : 7.) 0x777: IA32_HWP_STATUS: 0 : high 0 : guaranteed 0 : efficient 0 : lowest 0 ... ... Doug