From: Matthias Brugger <matthias.bgg@gmail.com>
To: AngeloGioacchino Del Regno <angelogioacchino.delregno@collabora.com>
Cc: p.zabel@pengutronix.de, airlied@gmail.com, daniel@ffwll.ch,
robh+dt@kernel.org, krzysztof.kozlowski+dt@linaro.org,
jassisinghbrar@gmail.com, chunfeng.yun@mediatek.com,
vkoul@kernel.org, kishon@kernel.org, thierry.reding@gmail.com,
u.kleine-koenig@pengutronix.de, chunkuang.hu@kernel.org,
ck.hu@mediatek.com, jitao.shi@mediatek.com,
xinlei.lee@mediatek.com, houlong.wei@mediatek.com,
dri-devel@lists.freedesktop.org,
linux-mediatek@lists.infradead.org, devicetree@vger.kernel.org,
linux-kernel@vger.kernel.org,
linux-arm-kernel@lists.infradead.org,
linux-phy@lists.infradead.org, linux-pwm@vger.kernel.org,
kernel@collabora.com, phone-devel@vger.kernel.org,
~postmarketos/upstreaming@lists.sr.ht,
Krzysztof Kozlowski <krzk@kernel.org>
Subject: Re: [PATCH 15/27] dt-bindings: mailbox: mediatek,gce-mailbox: Add support for MT6795
Date: Wed, 12 Apr 2023 14:38:45 +0200 [thread overview]
Message-ID: <2efc95c3-4f46-6256-af54-c29deef252d3@gmail.com> (raw)
In-Reply-To: <20230412112739.160376-16-angelogioacchino.delregno@collabora.com>
On 12/04/2023 13:27, AngeloGioacchino Del Regno wrote:
> Add a compatible string for the MT6795 Helio X10 SoC using MT8173
> binding and add a header for the MT6795's GCE mailbox.
>
> Signed-off-by: AngeloGioacchino Del Regno <angelogioacchino.delregno@collabora.com>
> Reviewed-by: Krzysztof Kozlowski <krzk@kernel.org>
Reviewed-by: Matthias Brugger <matthias.bgg@gmail.com>
> ---
> .../mailbox/mediatek,gce-mailbox.yaml | 20 +--
> include/dt-bindings/gce/mediatek,mt6795-gce.h | 123 ++++++++++++++++++
> 2 files changed, 135 insertions(+), 8 deletions(-)
> create mode 100644 include/dt-bindings/gce/mediatek,mt6795-gce.h
>
> diff --git a/Documentation/devicetree/bindings/mailbox/mediatek,gce-mailbox.yaml b/Documentation/devicetree/bindings/mailbox/mediatek,gce-mailbox.yaml
> index d383b2ab3ce8..cef9d7601398 100644
> --- a/Documentation/devicetree/bindings/mailbox/mediatek,gce-mailbox.yaml
> +++ b/Documentation/devicetree/bindings/mailbox/mediatek,gce-mailbox.yaml
> @@ -16,14 +16,18 @@ description:
>
> properties:
> compatible:
> - enum:
> - - mediatek,mt6779-gce
> - - mediatek,mt8173-gce
> - - mediatek,mt8183-gce
> - - mediatek,mt8186-gce
> - - mediatek,mt8188-gce
> - - mediatek,mt8192-gce
> - - mediatek,mt8195-gce
> + oneOf:
> + - enum:
> + - mediatek,mt6779-gce
> + - mediatek,mt8173-gce
> + - mediatek,mt8183-gce
> + - mediatek,mt8186-gce
> + - mediatek,mt8188-gce
> + - mediatek,mt8192-gce
> + - mediatek,mt8195-gce
> + - items:
> + - const: mediatek,mt6795-gce
> + - const: mediatek,mt8173-gce
>
> "#mbox-cells":
> const: 2
> diff --git a/include/dt-bindings/gce/mediatek,mt6795-gce.h b/include/dt-bindings/gce/mediatek,mt6795-gce.h
> new file mode 100644
> index 000000000000..97d5ba2d2b44
> --- /dev/null
> +++ b/include/dt-bindings/gce/mediatek,mt6795-gce.h
> @@ -0,0 +1,123 @@
> +/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */
> +/*
> + * Copyright (c) 2023 Collabora Ltd.
> + * Author: AngeloGioacchino Del Regno <angelogioacchino.delregno@collabora.com>
> + */
> +#ifndef _DT_BINDINGS_GCE_MT6795_H
> +#define _DT_BINDINGS_GCE_MT6795_H
> +
> +/* GCE HW thread priority */
> +#define CMDQ_THR_PRIO_LOWEST 0
> +#define CMDQ_THR_PRIO_NORMAL 1
> +#define CMDQ_THR_PRIO_NORMAL_2 2
> +#define CMDQ_THR_PRIO_MEDIUM 3
> +#define CMDQ_THR_PRIO_MEDIUM_2 4
> +#define CMDQ_THR_PRIO_HIGH 5
> +#define CMDQ_THR_PRIO_HIGHER 6
> +#define CMDQ_THR_PRIO_HIGHEST 7
> +
> +/* GCE SUBSYS */
> +#define SUBSYS_1300XXXX 0
> +#define SUBSYS_1400XXXX 1
> +#define SUBSYS_1401XXXX 2
> +#define SUBSYS_1402XXXX 3
> +#define SUBSYS_1500XXXX 4
> +#define SUBSYS_1600XXXX 5
> +#define SUBSYS_1700XXXX 6
> +#define SUBSYS_1800XXXX 7
> +#define SUBSYS_1000XXXX 8
> +#define SUBSYS_1001XXXX 9
> +#define SUBSYS_1002XXXX 10
> +#define SUBSYS_1003XXXX 11
> +#define SUBSYS_1004XXXX 12
> +#define SUBSYS_1005XXXX 13
> +#define SUBSYS_1020XXXX 14
> +#define SUBSYS_1021XXXX 15
> +#define SUBSYS_1120XXXX 16
> +#define SUBSYS_1121XXXX 17
> +#define SUBSYS_1122XXXX 18
> +#define SUBSYS_1123XXXX 19
> +#define SUBSYS_1124XXXX 20
> +#define SUBSYS_1125XXXX 21
> +#define SUBSYS_1126XXXX 22
> +
> +/* GCE HW EVENT */
> +#define CMDQ_EVENT_MDP_RDMA0_SOF 0
> +#define CMDQ_EVENT_MDP_RDMA1_SOF 1
> +#define CMDQ_EVENT_MDP_DSI0_TE_SOF 2
> +#define CMDQ_EVENT_MDP_DSI1_TE_SOF 3
> +#define CMDQ_EVENT_MDP_MVW_SOF 4
> +#define CMDQ_EVENT_MDP_TDSHP0_SOF 5
> +#define CMDQ_EVENT_MDP_TDSHP1_SOF 6
> +#define CMDQ_EVENT_MDP_WDMA_SOF 7
> +#define CMDQ_EVENT_MDP_WROT0_SOF 8
> +#define CMDQ_EVENT_MDP_WROT1_SOF 9
> +#define CMDQ_EVENT_MDP_CROP_SOF 10
> +#define CMDQ_EVENT_DISP_OVL0_SOF 11
> +#define CMDQ_EVENT_DISP_OVL1_SOF 12
> +#define CMDQ_EVENT_DISP_RDMA0_SOF 13
> +#define CMDQ_EVENT_DISP_RDMA1_SOF 14
> +#define CMDQ_EVENT_DISP_RDMA2_SOF 15
> +#define CMDQ_EVENT_DISP_WDMA0_SOF 16
> +#define CMDQ_EVENT_DISP_WDMA1_SOF 17
> +#define CMDQ_EVENT_DISP_COLOR0_SOF 18
> +#define CMDQ_EVENT_DISP_COLOR1_SOF 19
> +#define CMDQ_EVENT_DISP_AAL_SOF 20
> +#define CMDQ_EVENT_DISP_GAMMA_SOF 21
> +#define CMDQ_EVENT_DISP_UFOE_SOF 22
> +#define CMDQ_EVENT_DISP_PWM0_SOF 23
> +#define CMDQ_EVENT_DISP_PWM1_SOF 24
> +#define CMDQ_EVENT_DISP_OD_SOF 25
> +#define CMDQ_EVENT_MDP_RDMA0_EOF 26
> +#define CMDQ_EVENT_MDP_RDMA1_EOF 27
> +#define CMDQ_EVENT_MDP_RSZ0_EOF 28
> +#define CMDQ_EVENT_MDP_RSZ1_EOF 29
> +#define CMDQ_EVENT_MDP_RSZ2_EOF 30
> +#define CMDQ_EVENT_MDP_TDSHP0_EOF 31
> +#define CMDQ_EVENT_MDP_TDSHP1_EOF 32
> +#define CMDQ_EVENT_MDP_WDMA_EOF 33
> +#define CMDQ_EVENT_MDP_WROT0_WRITE_EOF 34
> +#define CMDQ_EVENT_MDP_WROT0_READ_EOF 35
> +#define CMDQ_EVENT_MDP_WROT1_WRITE_EOF 36
> +#define CMDQ_EVENT_MDP_WROT1_READ_EOF 37
> +#define CMDQ_EVENT_MDP_CROP_EOF 38
> +#define CMDQ_EVENT_DISP_OVL0_EOF 39
> +#define CMDQ_EVENT_DISP_OVL1_EOF 40
> +#define CMDQ_EVENT_DISP_RDMA0_EOF 41
> +#define CMDQ_EVENT_DISP_RDMA1_EOF 42
> +#define CMDQ_EVENT_DISP_RDMA2_EOF 43
> +#define CMDQ_EVENT_DISP_WDMA0_EOF 44
> +#define CMDQ_EVENT_DISP_WDMA1_EOF 45
> +#define CMDQ_EVENT_DISP_COLOR0_EOF 46
> +#define CMDQ_EVENT_DISP_COLOR1_EOF 47
> +#define CMDQ_EVENT_DISP_AAL_EOF 48
> +#define CMDQ_EVENT_DISP_GAMMA_EOF 49
> +#define CMDQ_EVENT_DISP_UFOE_EOF 50
> +#define CMDQ_EVENT_DISP_DPI0_EOF 51
> +#define CMDQ_EVENT_MUTEX0_STREAM_EOF 52
> +#define CMDQ_EVENT_MUTEX1_STREAM_EOF 53
> +#define CMDQ_EVENT_MUTEX2_STREAM_EOF 54
> +#define CMDQ_EVENT_MUTEX3_STREAM_EOF 55
> +#define CMDQ_EVENT_MUTEX4_STREAM_EOF 56
> +#define CMDQ_EVENT_MUTEX5_STREAM_EOF 57
> +#define CMDQ_EVENT_MUTEX6_STREAM_EOF 58
> +#define CMDQ_EVENT_MUTEX7_STREAM_EOF 59
> +#define CMDQ_EVENT_MUTEX8_STREAM_EOF 60
> +#define CMDQ_EVENT_MUTEX9_STREAM_EOF 61
> +#define CMDQ_EVENT_DISP_RDMA0_UNDERRUN 62
> +#define CMDQ_EVENT_DISP_RDMA1_UNDERRUN 63
> +#define CMDQ_EVENT_DISP_RDMA2_UNDERRUN 64
> +#define CMDQ_EVENT_ISP_PASS2_2_EOF 129
> +#define CMDQ_EVENT_ISP_PASS2_1_EOF 130
> +#define CMDQ_EVENT_ISP_PASS2_0_EOF 131
> +#define CMDQ_EVENT_ISP_PASS1_1_EOF 132
> +#define CMDQ_EVENT_ISP_PASS1_0_EOF 133
> +#define CMDQ_EVENT_CAMSV_2_PASS1_EOF 134
> +#define CMDQ_EVENT_CAMSV_1_PASS1_EOF 135
> +#define CMDQ_EVENT_SENINF_CAM1_2_3_FIFO_FULL 136
> +#define CMDQ_EVENT_SENINF_CAM0_FIFO_FULL 137
> +#define CMDQ_EVENT_JPGENC_PASS2_EOF 257
> +#define CMDQ_EVENT_JPGENC_PASS1_EOF 258
> +#define CMDQ_EVENT_JPGDEC_EOF 259
> +
> +#endif
next prev parent reply other threads:[~2023-04-12 12:39 UTC|newest]
Thread overview: 99+ messages / expand[flat|nested] mbox.gz Atom feed top
2023-04-12 11:27 [PATCH 00/27] MediaTek Helio X10 - Mailbox, Display, MMC/SD/SDIO AngeloGioacchino Del Regno
2023-04-12 11:27 ` [PATCH 01/27] dt-bindings: pwm: Add compatible for MediaTek MT6795 AngeloGioacchino Del Regno
2023-04-12 12:30 ` Matthias Brugger
2023-04-12 21:03 ` Rob Herring
2023-04-13 8:52 ` Matthias Brugger
2023-04-13 9:28 ` AngeloGioacchino Del Regno
2023-04-18 0:58 ` Rob Herring
2023-04-14 5:43 ` Uwe Kleine-König
2023-04-18 11:56 ` Matthias Brugger
2023-04-14 8:21 ` Krzysztof Kozlowski
2023-04-14 8:30 ` Uwe Kleine-König
2023-04-14 8:34 ` Krzysztof Kozlowski
2023-04-14 10:25 ` AngeloGioacchino Del Regno
2023-04-14 10:31 ` Krzysztof Kozlowski
2023-04-14 10:31 ` Krzysztof Kozlowski
2023-05-29 13:51 ` Matthias Brugger
2023-04-12 11:27 ` [PATCH 02/27] dt-bindings: phy: mediatek,dsi-phy: Add compatible for MT6795 Helio X10 AngeloGioacchino Del Regno
2023-04-12 12:34 ` Matthias Brugger
2023-04-12 12:59 ` Alexandre Mergnat
2023-04-12 13:03 ` AngeloGioacchino Del Regno
2023-04-12 13:12 ` Alexandre Mergnat
2023-04-12 13:17 ` AngeloGioacchino Del Regno
2023-04-13 8:58 ` Matthias Brugger
2023-04-14 8:22 ` Krzysztof Kozlowski
2023-05-29 14:05 ` Matthias Brugger
2023-04-12 11:27 ` [PATCH 03/27] dt-bindings: display: mediatek: dpi: Add compatible for MediaTek MT6795 AngeloGioacchino Del Regno
2023-04-12 12:35 ` Matthias Brugger
2023-04-14 8:23 ` Krzysztof Kozlowski
2023-04-12 13:13 ` Alexandre Mergnat
2023-04-12 21:03 ` Rob Herring
2023-04-14 8:23 ` Krzysztof Kozlowski
2023-05-29 14:07 ` Matthias Brugger
2023-06-13 0:12 ` Chun-Kuang Hu
2023-04-12 11:27 ` [PATCH 04/27] dt-bindings: display: mediatek: aal: " AngeloGioacchino Del Regno
2023-04-12 12:35 ` Matthias Brugger
2023-04-12 13:03 ` Alexandre Mergnat
2023-04-14 8:24 ` Krzysztof Kozlowski
2023-04-12 11:27 ` [PATCH 05/27] dt-bindings: display: mediatek: dsi: " AngeloGioacchino Del Regno
2023-04-12 12:36 ` Matthias Brugger
2023-04-12 13:21 ` AngeloGioacchino Del Regno
2023-04-12 21:03 ` Rob Herring
2023-04-14 8:24 ` Krzysztof Kozlowski
2023-04-12 11:27 ` [PATCH 06/27] dt-bindings: display: mediatek: ovl: " AngeloGioacchino Del Regno
2023-04-12 21:03 ` Rob Herring
2023-04-14 8:24 ` Krzysztof Kozlowski
2023-04-12 11:27 ` [PATCH 07/27] dt-bindings: display: mediatek: rdma: " AngeloGioacchino Del Regno
2023-04-12 21:03 ` Rob Herring
2023-04-14 8:26 ` Krzysztof Kozlowski
2023-04-12 11:27 ` [PATCH 08/27] dt-bindings: display: mediatek: wdma: " AngeloGioacchino Del Regno
2023-04-12 12:36 ` Matthias Brugger
2023-04-14 8:26 ` Krzysztof Kozlowski
2023-04-12 11:27 ` [PATCH 09/27] dt-bindings: display: mediatek: color: " AngeloGioacchino Del Regno
2023-04-12 12:37 ` Matthias Brugger
2023-04-12 21:03 ` Rob Herring
2023-04-14 8:26 ` Krzysztof Kozlowski
2023-04-12 11:27 ` [PATCH 10/27] dt-bindings: display: mediatek: gamma: " AngeloGioacchino Del Regno
2023-04-14 8:27 ` Krzysztof Kozlowski
2023-04-12 11:27 ` [PATCH 11/27] dt-bindings: display: mediatek: merge: " AngeloGioacchino Del Regno
2023-04-12 12:37 ` Matthias Brugger
2023-04-14 8:33 ` Krzysztof Kozlowski
2023-04-12 11:27 ` [PATCH 12/27] dt-bindings: display: mediatek: split: " AngeloGioacchino Del Regno
2023-04-12 12:37 ` Matthias Brugger
2023-04-14 8:34 ` Krzysztof Kozlowski
2023-04-12 11:27 ` [PATCH 13/27] dt-bindings: display: mediatek: ufoe: " AngeloGioacchino Del Regno
2023-04-12 12:38 ` Matthias Brugger
2023-04-12 21:03 ` Rob Herring
2023-04-14 8:44 ` Krzysztof Kozlowski
2023-04-12 11:27 ` [PATCH 14/27] dt-bindings: display: mediatek: od: " AngeloGioacchino Del Regno
2023-04-12 12:38 ` Matthias Brugger
2023-04-12 21:03 ` Rob Herring
2023-04-14 8:45 ` Krzysztof Kozlowski
2023-04-12 11:27 ` [PATCH 15/27] dt-bindings: mailbox: mediatek,gce-mailbox: Add support for MT6795 AngeloGioacchino Del Regno
2023-04-12 12:38 ` Matthias Brugger [this message]
2023-04-12 11:27 ` [PATCH 16/27] arm64: dts: mediatek: mt6795: Add support for the CMDQ/GCE mailbox AngeloGioacchino Del Regno
2023-05-29 13:54 ` Matthias Brugger
2023-04-12 11:27 ` [PATCH 17/27] arm64: dts: mediatek: mt6795: Add MMSYS node for multimedia clocks AngeloGioacchino Del Regno
2023-05-29 13:55 ` Matthias Brugger
2023-04-12 11:27 ` [PATCH 18/27] arm64: dts: mediatek: mt6795: Add support for IOMMU and LARBs AngeloGioacchino Del Regno
2023-05-29 13:56 ` Matthias Brugger
2023-04-12 11:27 ` [PATCH 19/27] arm64: dts: mediatek: mt6795: Add support for display blocks and DPI/DSI AngeloGioacchino Del Regno
2023-04-12 11:27 ` [PATCH 20/27] arm64: dts: mediatek: mt6795: Add tertiary PWM node AngeloGioacchino Del Regno
2023-04-12 12:43 ` Matthias Brugger
2023-04-12 11:27 ` [PATCH 21/27] arm64: dts: mediatek: mt6795: Add PMIC Wrapper node AngeloGioacchino Del Regno
2023-05-29 13:57 ` Matthias Brugger
2023-04-12 11:27 ` [PATCH 22/27] arm64: dts: mediatek: mt6795: Copyright header additions AngeloGioacchino Del Regno
2023-04-12 12:41 ` Matthias Brugger
2023-04-12 13:23 ` AngeloGioacchino Del Regno
2023-04-14 8:46 ` Krzysztof Kozlowski
2023-04-14 10:28 ` AngeloGioacchino Del Regno
2023-04-12 11:27 ` [PATCH 23/27] arm64: dts: mediatek: Add MT6331 PMIC devicetree AngeloGioacchino Del Regno
2023-05-29 13:59 ` Matthias Brugger
2023-04-12 11:27 ` [PATCH 24/27] arm64: dts: mediatek: mt6795-xperia-m5: Add MT6331 Combo PMIC AngeloGioacchino Del Regno
2023-05-29 14:00 ` Matthias Brugger
2023-04-12 11:27 ` [PATCH 25/27] arm64: dts: mediatek: mt6795-xperia-m5: Add eMMC, MicroSD slot, SDIO AngeloGioacchino Del Regno
2023-05-29 14:01 ` Matthias Brugger
2023-04-12 11:27 ` [PATCH 26/27] arm64: dts: mediatek: mt6795-xperia-m5: Add Bosch BMA255 Accelerometer AngeloGioacchino Del Regno
2023-04-12 12:44 ` Matthias Brugger
2023-04-12 11:27 ` [PATCH 27/27] arm64: dts: mediatek: mt6795-xperia-m5: Add Bosch BMM050 Magnetometer AngeloGioacchino Del Regno
2023-04-12 12:44 ` Matthias Brugger
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=2efc95c3-4f46-6256-af54-c29deef252d3@gmail.com \
--to=matthias.bgg@gmail.com \
--cc=airlied@gmail.com \
--cc=angelogioacchino.delregno@collabora.com \
--cc=chunfeng.yun@mediatek.com \
--cc=chunkuang.hu@kernel.org \
--cc=ck.hu@mediatek.com \
--cc=daniel@ffwll.ch \
--cc=devicetree@vger.kernel.org \
--cc=dri-devel@lists.freedesktop.org \
--cc=houlong.wei@mediatek.com \
--cc=jassisinghbrar@gmail.com \
--cc=jitao.shi@mediatek.com \
--cc=kernel@collabora.com \
--cc=kishon@kernel.org \
--cc=krzk@kernel.org \
--cc=krzysztof.kozlowski+dt@linaro.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-mediatek@lists.infradead.org \
--cc=linux-phy@lists.infradead.org \
--cc=linux-pwm@vger.kernel.org \
--cc=p.zabel@pengutronix.de \
--cc=phone-devel@vger.kernel.org \
--cc=robh+dt@kernel.org \
--cc=thierry.reding@gmail.com \
--cc=u.kleine-koenig@pengutronix.de \
--cc=vkoul@kernel.org \
--cc=xinlei.lee@mediatek.com \
--cc=~postmarketos/upstreaming@lists.sr.ht \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).